

# PROJECT REPORT ON IMPLEMENTATION OF MERGE SORT USING VERILOG

26<sup>TH</sup> April 2022


EE518- VLSI LAB-3

SUBMITTED TO:-DR. GAURAV TRIVEDI MEENALI JANVEJA ANKITA TIWARI

SUBMITTED BY:ARKAJIT SENGUPTA 214102403
SUYASH MISHRA 214102415
ASHISH KUMAR TIWARI 214102417

## **MERGE SORT:-**

A *sort* algorithm that splits the items to be sorted into two groups, *recursively* sorts each group, and *merges* them into a final, sorted sequence.



#### **DIVIDE AND CONQUER STRATEGY**

Using the Divide and Conquer technique, we divide a problem into subproblems. When the solution to each subproblem is ready, we 'combine' the results from the subproblems to solve the main problem.

#### For example:-

Suppose we had to sort an array A.

A subproblem would be to sort a sub-section of this array starting at index p and ending at index r, denoted as A[p..r].

- Divide
  - If q is the half-way point between p and r, then we can split the subarray A[p..r] into two arrays A[p..q] and A[q+1, r].
- Conquer
  - In the conquer step, we try to sort both the subarrays A[p..q] and A[q+1, r]. If we haven't yet reached the base case, we again divide both these subarrays and try to sort them.
- Combine
  - When the conquer step reaches the base step and we get two sorted subarrays A[p..q] and A[q+1, r] for array A[p..r], we combine the results by creating a sorted array A[p..r] from two sorted subarrays A[p..q] and A[q+1, r].

## **Drawbacks of Merge Sort**

- Slower comparative to the other sort algorithms for smaller tasks.
- It goes through the whole process even if the array is sorted

## **State diagram flow:**

### **STATE-a**

- Initialize all variables and registers.
- Ex-i=1,1=0,j=0 etc.

#### **STATE-b**

- Initialize the register bank with all the numbers to be sorted.
- At the time of inserting to the bank, after inserting two numbers, the current number entered is compared with the previous one.
- This thing is repeated at an interval of every two numbers inserted.

```
If(index<N)
```

If(ind==1)

- Store the no in temp register
- Ind=2

Else if(ind==2)

- Compare the current data with the temp register data and store accordingly
- Ind=1
- index=index+2

else

• goto state-c

#### **STATE-c**

• Set subarray\_A and subarray\_B start index.

If(startA + startB < N)

• goto state-d

else

• goto state-g

### **STATE-d**

• Comparison of subarray elements

```
If(count<2^{(i+1)})
   If(L < 2^i \&\& j < 2^i)
         If(reg_bank[startA+L]<reg_bank[startB+i])
               TempR<-reg_bank[startA+L]</li>
               ■ L<-L+1
         Else
               TempR<-reg_bank[startB+j]</li>
               else
         if(L==(2^i))
               TempR<-reg_bank[startB+j]</li>
               ■ j<-j+1
               state<-d</p>
         else if(i==(2^i))
               TempR<-reg_bank[startA+L]</li>
               ■ L<-L+1
               state<-d</p>
 else
               state<-e
```

#### **STATE-e**

- Increment startA and startB index till all the numbers are compared in pairs
  - $startA <= startA + 2^{(i+1)}$
  - $startB < = startB + 2^{(i+1)}$
  - if(startA < N)
    - state<=d</p>

else

state<=f</p>

#### **STATE-f**

• Store the sorted subarrays in the reg\_bank and increment the subarray length for next comparison.

If(count<N)

- o Reg\_bank[count]<=TempR</pre>
- o count<=count+1
- o state<=f


else

- $\circ$  i<=i+1
- o state<=c

## **STATE-g**

• Store the final result in the register bank and display the result.

## **STATE DIAGRAM:**



# **EXPLANATION WITH AN EXAMPLE**

Let us consider the numbers below to be sorted

-9	6	0	2	-3	-1	8	0	
----	---	---	---	----	----	---	---	--

#### **STATE-a**

- i=0
- L=0
- J=0
- Index=0

# **STATE-b**

CLOCK	DATABUS	temp	ind	index	Reg_bank
1	-9	-9	1	0	
2	6		2		reg_bank[1]=-6 reg_bank[0]=-9
3	0	0	1	2	
4	2		2		reg_bank[3]=-2 reg_bank[2]=-0
5	-3	-3	1	4	
6	-1		2		reg_bank[5]=1 reg_bank[4]=-3
7	8	8	1	6	
8	0		2		reg_bank[7]=-8 reg_bank[6]=-0

• After that as index=8, it moves to state-c

#### **STATE-c**

- startA=0
- startB=2 (as i=1)
- Now,as (startA+startB<8),It will move to state-d

## STATE-d

-9 6

# 0 2

- L=0,j=0
- L=1,j=0,count=1,tempR=-9xxxxxxx
- L=1, j=1, count=2, tempR=0 -9xxxxxx
- L=1,j=2,count=3,tempR=2 0 -9xxxxx
- L=2,j=2,count=4,tempR=6 2 0 -9xxxx

Now as count==4,it moves to state-e

### **STATE-e**

- $startA <= startA + 2^{(2)} = 4$
- $startB < = startB + 2^{(2)} = 6$
- As startA<N,it goes to state-d</li>

# STATE-d

-3 -1

0 8

- L=0,j=0
- L=1,j=0,count=1,tempR=--3 6 2 0 -9xxx
- L=2,j=0,count=2,tempR=-1-3620-9xx
- $L=2,j=1,count=3,tempR=0\ 1\ -3\ 6\ 2\ 0\ -9x$
- L=2,j=2,count=4,tempR=8 0 1 -3 6 2 0 -9
- Now as count==4,it moves to state-e

### **STATE-e**

- $startA <= startA + 2^{(2)} = 8$
- $startB < = startB + 2^{(2)} = 10$
- as startA>=8,so it goes to state-f

# **STATE-f**

- Till count is not N(=8), update the register bank with sorted pairs.
- reg\_bank[0]=-9, reg\_bank[1]=0, reg\_bank[2]=2, reg\_bank[3]=3,
   reg\_bank[4]=-3, reg\_bank[5]=-1, reg\_bank[6]=0, reg\_bank[7]=8
- When count=8, update i=2 and goto state-c

#### **STATE-c**

- Now as i=2,
- update startA=0 and startB=4
- goto state-d

#### **STATE-d**

-9	0	2	3	
-3	-1	0	8	

- L=0,j=0
- L=1,j=0,count=1,tempR=-9xxxxxxx
- L=1,j=1,count=2,tempR=-3-9xxxxx
- L=1,j=2,count=3,tempR=-1-3-9xxxxx
- L=2,j=2,count=4,tempR=0-1-3-9xxxx
- L=3,j=2,count=5,tempR=0 0 -1 -3 -9xxx
- L=3,j=3,count=6,tempR=2 0 0 -1 -3 -9xx
- L=4,j=3,count=7,tempR=3 2 0 0 1 3 9x
- L=4,j=4,count=8,tempR=8 3 2 0 0 -1 -3 -9

Now as count=8, it goes to state-e

## **STATE-e**

- $startA <= startA + 2^{(3)} = 8$
- $startB < = startB + 2^{(3)} = 12$
- As startA>=8,it now goes to state-f

### **STATE-f**

- Till count=8,update the register bank with sorted pairs.
- reg\_bank[0]=-9, reg\_bank[1]=-3, reg\_bank[2]=-1, reg\_bank[3]=0,
   reg\_bank[4]=0, reg\_bank[5]=2, reg\_bank[6]=3, reg\_bank[7]=8
- when count=8,update i=3 and goto state-c

#### STATE-c

- Update startA and startB
- startA=0
- startB=8
- Now as (startA+startB)>=8,so now it goes to state-g

#### **STATE-g**

 As the whole array of numbers is sorted, we now display the final result in the register bank.

#### **VERILOG CODE:**

```
module merge_sort_vsd(
output reg [31:0] op,input [31:0] data_bus,input clk,res
    );
    parameter N=8;
    parameter 0=7;
    parameter a=3'b000,b=3'b001,c=3'b010,d=3'b011,e=3'b100,f=3'b101,g=3'b110,h=3'b111;
    parameter def_value=32'h7f7f_fffff;
    reg [31:0] rg bank [0:0-1];
    reg [(32*N)-1:0] tempR;
    reg [2:0] state;
    integer count, ind, startA, startB, i, j, k, l, index, M;
    reg [31:0] temp, tempA;
    reg [7:0] word=8'b0000 0001;
    reg [31:0] reg bank [0:N-1];
    always @(posedge clk)
        begin
            if (res)
                 begin
                     state<=a;
                     M \le (O[0] == 0) ?0: (O+1);
                 end
            else
```

```
begin
    case (state)
        a: begin
            count<=0;
            state<=b;
            ind<=1;
            i<=1;
            k<=0;
            1<=0;
            j<=0;
            index<=N-M;
          end
        b: begin
                if(index<N)
                     begin
                         state<=b;
                         if(ind==1)
                             begin
                                 tempA<=data_bus;
                                 ind <= 2;
                          else if(ind==2 && ((index!=(N-2))||0[0]==0))
                             begin
                                 if(tempA[31]==1'b0 && data_bus[31]==1'b0)
                                      begin
                                      if(tempA>data_bus)
                                          begin
                                              reg_bank[index] <= data_bus;
                                              reg bank[index+1]<=tempA;
                                              index<=index+2;
                                              ind<=1;
                                          end
                                      else
                                          begin
                                              reg_bank[index]<=tempA;
                                              reg bank[index+1]<=data bus;
                                              index<=index+2;
                                              ind<=1;
                                          end
```

```
end
    else if(tempA[31]==1'b1 && data_bus[31]==1'b1)
        begin
        if(tempA<data_bus)
             begin
                 reg bank[index] <= data bus;
                 reg bank[index+1] <= tempA;
                 index<=index+2;
                 ind <= 1;
             end
        else
             begin
                 reg bank[index] <= tempA;
                 reg bank[index+1]<=data bus;
                 index<=index+2;
                 ind <= 1;
             end
     end
    else if (tempA[31] == 1'b0 && data bus[31] == 1'b1)
        begin
                 reg bank[index] <= data bus;
                 reg bank[index+1] <= tempA;
                 index<=index+2;
                 ind <= 1;
        end
   else
        begin
                 reg bank[index] <= tempA;
                 reg bank[index+1] <= data bus;
                 index<=index+2;
                 ind <= 1;
        end
end
```

```
else if(index==(N-2))
                      begin
                          reg_bank[index]=data_bus;
                          reg_bank[index+1]=def_value;
                          index<=index+2;
                      end
             end
         else
             begin
                  count <= 0;
                  state<=c;
             end
    end
c: begin
         count <= count +1;
         startA<=0;
         startB<=(word<<i);
         if(count==0)
             begin
                  state<=c;
             end
         else
             begin
         if((startA+startB)<N)
             begin
                 state<=d;
                 count<=0;
             end
         else
             begin
                  state<=g;
                 count<=0;
             end
            end
    end
```

```
d: begin
```

```
if(count<(word<<(i+1)))
   begin
        count <= count +1;
        if(l<(word<<i)&&j<(word<<i))
            begin
                 if(reg bank[startA+j][31]==1'b0 && reg bank[startB+1][31]==1'b0)
                    begin
                          if(reg_bank[startA+j]<=reg_bank[startB+l])</pre>
                             begin
                                 tempR<={reg bank[startA+j],tempR}>>32;
                                 j<=j+1;
                             end
                          else if(reg bank[startA+j]>reg bank[startB+l])
                             begin
                                 tempR<={reg bank[startB+1],tempR}>>32;
                                 1<=1+1;
                             end
                    end
                 else if(reg_bank[startA+j][31]==1'b1 && reg_bank[startB+1][31]==1'b1)
                          if(reg_bank[startA+j]>reg_bank[startB+l])
                             begin
                                 tempR<={reg bank[startA+j],tempR}>>32;
                                 j<=j+1;
                             end
                          else if(reg bank[startA+j]<=reg bank[startB+l])</pre>
                                 tempR<={reg bank[startB+1],tempR}>>32;
                                 1<=1+1;
                             end
                    end
                else if(reg bank[startA+j][31]==1'b1 && reg bank[startB+1][31]==1'b0)
                    begin
                                 tempR<={reg bank[startA+j],tempR}>>32;
                                 j<=j+1;
                    end
```

```
end
             else
                 begin
                     if(l==(word<<i))
                         begin
                               tempR<={reg_bank[startA+j],tempR}>>32;
                               state<=d;
                          end
                     else
                         begin
                               tempR<={reg_bank[startB+1],tempR}>>32;
                               1<=1+1;
                               state<=d;
                          end
                 end
          end
      else
         begin
             state<=e;
         end
end
```


```
e: begin
          count<=0;
          j<=0;
          1<=0;
          startA<=startA+(word<<(i+1));
          startB<=startB+(word<<(i+1));
          if(startA<N)
              begin
                   state<=d;
              end
          else
              begin
                   state<=f;
                   index<=0;
              end
          end
f: begin
          index<=index+1;
          if(index==0)
              begin
                   state<=f;
                   {tempR, temp} <= {tempR, temp} >> 32;
              end
          else
              begin
                   {tempR, temp} <= {tempR, temp} >> 32;
                   if (count < N)
                       begin
                            reg_bank[count] <= temp;
                            count <= count +1;
                            state<=f;
                       end
                  else
                       begin
                            i<=i+1;
                            state<=c;
                            count <= 0;
                       end
              end
   end
```

```
g: begin
                       if(count<0)
                             begin
                                   rg_bank[count] <= reg_bank[count];
                                   count <= count +1;
                                   state<=g;
                                  op<=reg_bank[count];
                             end
                        else
                             begin
                                 state<=g;
                             end
                end
               default: begin state<=g; end
            endcase
        end
    end
endmodule
```


# **VERILOG TESTBENCH:**

```
module merge sort vsd tb;
   req clk, res;
   reg [31:0] data_bus;
   wire [31:0] op;
   integer k;
   parameter def value=32'h7f7f ffff;
   merge_sort_vsd ms(.op(op),.clk(clk),.res(res),.data_bus(data_bus));
   initial
       begin
           clk=1'b0;
           forever #3 clk=~clk;
       end
   initial
       begin
        res=1;
        for (k=0; k<16; k=k+1)
           begin
               ms.reg_bank[k]=def_value;
           end
        #4 res=0;data_bus=32'b10111101101110000101000111101100;
        #6 data bus=32'b010000001100000000000000000000;
        #6 data bus=32'b1100000001000000000000000000000;
        #6 data bus=32'b0100000100110000000000000000000;
        #6 data bus=32'b0100000100010000000000000000000;
        #6 data bus=32'd99;
        #1500 $finish;
       end
endmodule
```

#### **SIMULATION OUTPUT:**



#### **SYNTHESIS REPORT**



# 1. Slice Logic

+	-+-		4.		4.		4-		+
Site Type				Fixed		Available			
Slice LUTs*	ı	1859	I	0	Ċ	41000			
LUT as Logic	1	1827	Ī	0	Ī	41000	Ī	4.46	Ī
LUT as Memory	1	32	Ī	0	Ī	13400	Ī	0.24	I
LUT as Distributed RAM	1	0	Ī	0	Ī		Ī		I
LUT as Shift Register	1	32	Ī	0	Ī		Ī		Ī
Slice Registers	1	684	Ī	0	Ī	82000	Ī	0.83	Ī
Register as Flip Flop	1	684	Ī	0	Ī	82000	Ī	0.83	Ī
Register as Latch	1	0	Ī	0	Ī	82000	I	0.00	Ī
F7 Muxes	1	86	Ī	0	Ī	20500	I	0.42	Ī
F8 Muxes	1	0	Ī	0	Ī	10250	Ī	0.00	Ī
1									

#### 4. IO and GT Specific

\_\_\_\_\_

+	-+-		+-		+		+-		+
						Available			I
	-+-								+
Bonded IOB	ı	66	ı	0	ı	300	ı	22.00	I
Bonded IPADs		0	ı	0		26	ı	0.00	I
Bonded OPADs		0	I	0		16	l	0.00	I
PHY_CONTROL	I	0	I	0		6	l	0.00	I
PHASER_REF	I	0	I	0	I	6	l	0.00	I
OUT_FIFO	I	0	I	0	I	24	I	0.00	I
IN_FIFO	I	0	I	0	I	24	Ī	0.00	I
IDELAYCTRL	I	0	I	0	I	6	Ī	0.00	Ī
IBUFDS	I	0	I	0	I	288	Ī	0.00	Ī
GTXE2_COMMON	I	0	I	0	I	2	Ī	0.00	I
GTXE2_CHANNEL	I	0	I	0	I	8	Ī	0.00	I
PHASER_OUT/PHASER_OUT_PHY	I	0	I	0	I	24	Ī	0.00	I
PHASER_IN/PHASER_IN_PHY	I	0	I	0	I	24	Ī	0.00	I
IDELAYE2/IDELAYE2_FINEDELAY	I	0	I	0	I	300	Ī	0.00	I
ODELAYE2/ODELAYE2_FINEDELAY	I	0	I	0	I	100	Ī	0.00	I
IBUFDS_GTE2	I	0	I	0	Ī	4	ĺ	0.00	I
ILOGIC	I	0	I	0	I	300	Ī	0.00	I
OLOGIC	I	0	I	0	Ī	300	ĺ	0.00	I
+	-+-		+-		+		+-		+

#### 5. Clocking

-----

+	+-		+-		+		+	+
Site Type	Ī	Used	I	Fixed	Ī	Available	I	Util%
+	+-		+-		+		+	+
BUFGCTRL	I	1	I	0	I	32	I	3.13
BUFIO	I	0	I	0	I	24		0.00
MMCME2_ADV	I	0	I	0	I	6	I	0.00
PLLE2_ADV	I	0	I	0	I	6	I	0.00
BUFMRCE	I	0	I	0	I	12	I	0.00
BUFHCE	I	0	I	0	I	96		0.00
BUFR	I	0	I	0	I	24	I	0.00
+	+-		+-		+		+	+

#### 7. Primitives

\_\_\_\_\_

+-		+-		-+-		+
I	Ref Name	I	Used	I	Functional Category	I
+-		+-		+-		+
1	LUT6	I	962	1	LUT	I
1	FDRE	I	684	1	Flop & Latch	I
1	LUT5	I	465	1	LUT	I
1	LUT2	I	331	1	LUT	I
1	LUT4	I	273	1	LUT	I
1	CARRY4	I	119	1	CarryLogic	I
1	MUXF7	I	86	1	MuxFx	I
1	LUT3	I	75	1	LUT	I
1	IBUF	I	34	1	IO	I
1	SRL16E	I	32	1	Distributed Memory	I
1	OBUF	I	32	1	IO	I
1	LUT1	I	10	1	LUT	I
1	BUFG	I	1	1	Clock	I
Δ.		4.		- + -		_