
Operating Systems

Memory Management

Dr. Shamim Akhter



CPU Utilization

- CPU utilization = 1 Pⁿ
 - n process in memory
 - P is the I/O block time by one process
 - Pn probability of all process are waiting for I/O
- I/O waiting 80% of time
 - CPU utilization = $1 0.8^1 = 20\%$ [1 process @ memory]
 - CPU utilization = $1 0.8^3 = 49\%$ [3 processes @ memory]
 - CPU utilization = $1 0.8^{10} = 89\%$ [10 processes @ memory]




Multiprogramming

- Multiple Programs (>1) loaded at the same time
 - into different areas of memory
- Processor needs to context switch
- Programs use memory addresses / references

- Proper addressing is required
 - no matter where the prog is located in memory





Memory ref. @ program

C Code

A[12]=h + A[12]

Assembly Code

lw \$t0, 48 (\$t1) add \$t0, \$s2, \$t0 Sw \$t0, 48 (\$t1)

Memory


Memory Unit


Computer Hardware Unit having all memory ref.

Sees only a stream of memory addresses, does not know how they are generated.

By the:

Instruction counter-PC
Indexing- Memory Index
Indirection-accessing a
variable through the use of a
pointer






Memory Management

- Subdividing memory
 - to accommodate multiple processes


- Memory needs to be allocated
 - to ensure a reasonable supply of ready processes to consume available processor time





Memory Management Requirements

- Relocation
- Protection
- Logical organization
- Physical organization





Memory Management Requirements

- Relocation
 - Programmer does not know
 - where the program will be placed in memory when it is executed
 - While the program is executing,

• it may be swapped to disk and returned to main memory

at a different location (relocated)

M

P₁


P₂

P₃

- Memory references must be


translated in the code to actual physical memory address

Addressing Requirement



The processor hardware and operating system software must be able to translate the memory references found in the code of the program into actual physical memory addresses (current memory location)

Figure 7.1 Addressing Requirements for a Process




 User programs go through several steps before being executed







Steps for Loading a Process in Memory






The Linking Function





Static Linking and Loading







- The linking of some external modules is done after the creation of the load module (executable file)
 - Windows: external modules are .DLL files
 - Unix: external modules are .SO files (shared library)
- The load module contains references to external modules which are resolved either at:
 - Loading time (load-time dynamic linking)
 - Run time: when a call is made to a procedure defined in the external module (run-time dynamic linking)
- OS finds the external module and links it to the load module
 - Check to see if the external module has been loaded into memory.



Advantages of Dynamic Linking


- The external module is often an OS utility. Executable files can use another version of the external module without the need of being modified
- Code sharing: the same external module needs to be loaded in main memory only once. Each process is linked to the same external module
 - Saves memory and disk space





Address Binding – Mapping from one address space to another

- Address representation
 - Source program: symbolic (such as count)
 - After compiling: re-locatable address
 - 14 bytes from the beginning of this module
 - After linkage editor, loader or run-time referring: absolute address




Address Binding (Cont.)

- Address binding of instructions and data to physical memory addresses can happen at three different stages
 - Compile time: If memory location known a priori, absolute code can be generated
 - Must recompile code if starting location changes
 - MS-DOS .COM-format program






Binding at Compile Time (Mapping)



The CPU generates the absolute addresses

Binding at Compile Time (Cont.)

Address Generate: Static Linking



Un-solved Address Table

Source	Target	Which Segment?
i+1000	j+1000	Code
k+1000	y+500	Data

Address Binding (Cont.)


- Address binding of instructions and data to physical memory addresses can happen at three different stages
 - Load time: Must generate re-locatable code if memory location is not known at compile time
 - Physical memory address is fixed at load time
 - Must reload if starting location changes








Binding at Loader Time





Address Binding (Cont.)

- Execution time: Binding delayed until run time
 - The process can be moved during its execution from one memory segment to another
 - The CPU generates the relative (virtual) addresses
 - Need hardware support for address maps (e.g., base and limit registers)
 - Most general-purpose OS use this method
 - Swapping, Paging,Segmentation




Need:

Dynamic relocation scheme with Automated Hardware System

MMU

Hardware Device



- An integer value relative to the starting point of prog
- Physical address address seen by the memory unit
 - Add logical address with prog's starting address in main memory

During Compile and load time address-binding methods generate identical logical & physical address.


However, **execution time** they differ.

WHY??-Answer Virtual Memory

<u>ٽ</u>




Dynamic Relocation Using a Relocation Register





- A test for limit can be added.
- Limit is the total amount of memory allocated to the process.



Relocation

- Base register
- Bounds register

These values are set when the process is loaded or when the process is swapped in







Figure 7.8 Hardware Support for Relocation






- Sofar,
 - during execution process must be in physical memory.
 - Process size is limited to memory size.
- What if the process is higher than allocated memory size??



Solⁿ1: Overlays

 Keep in memory only those instructions and data that are needed at any given time.




Dr. Shamim Akhter

Disadvantages:

- programmer should design their programs to maintain overlay structure
- require complete knowledge of program structure, its code and data structure

Example : Assembler required memory 200K


Overlay (Cont.)



Soln 2: SWAP

Other Solutions:

Paging, Segmentation, Virtual memory will explain later



Process can be swapped temporarily out of memory to a backing store and then brought back into memory for continue execution.

RR CPU Scheduling Algo (Quantum expires).

Called Roll In-Roll Out in priority-based scheduling.


main memory

- Address Binding is done at assembly/load time
 - -Process can't be moved @ diffⁿ location
- Address Binding is done in execution time
 - -Swap process into diffⁿ location

Soln 2: SWAP

Other Solutions:

Paging, Segmentation, Virtual memory will explain later



Process can be swapped temporarily out of memory to a backing store and then brought back into memory for continue execution.

RR CPU Scheduling Algo (Quantum expires).

Called Roll In-Roll Out in priority-based scheduling.

main memory


- Address Binding is done at assembly/load time
 - -Process can't be moved @ diffⁿ location
- Address Binding is done in execution time
 - -Swap process into diffⁿ location


Main memory consists OS and various user processes.

Need efficient way to allocate processes into memory.


ALLOCATION

Contiguous Memory Allocation





Multiple Partitions Fixed Partitioning




Operating System 8M2M4M6M8M8M12M 16M




(b) Unequal-size partitions



Figure 7.2 Example of Fixed Partitioning of a 64-Mbyte Memory



Fixed Partitioning






(a) One process queue per partition







(a) One process queue per partition






Figure 7.3 Memory Assignment for Fixed Partitioning


Example: Multiple Partitions Dynamic Partitions

Job Queue


0	os
400k	2160 k
2560k	1 hole

Process	Memory	Burst Time
P1	600k	10
P2	1000k	5
P3	300k	20
P4	700k	8
P5	500k	15

FCFS Scheduling Algorithm





ffects of Dynamic Partitioning



Must use compaction to shift processes so they are contiguous and all free memory is in one block








Dynamic Partitioning

- OS must decide which free block to allocate
- Best-fit algorithm
 - Chooses the block that is closest in size to the request
 - Worst performer overall
 - Since the smallest block is found for process, the fragmentation of the smallest size is left
 - Memory compaction must be done more often






Dynamic Partitioning

First-fit algorithm

- Scans memory
 - · form the beginning OR form the previous first fit
 - and chooses the first available block that is large enough
- Fastest
- May have many processes loaded in the front end of memory that must be searched over when trying to find a free block




Dynamic Partitioning


- Worst-fit
 - Scans memory for the largest hole.
 - Produces largest leftover hole.

- Simulation reflects:
 - First fit and best fit are better(time, storage) than worst fit





Allocation Schemes









Figure 7.5 Example Memory Configuration before and after Allocation of 16-Mbyte Block

As processes are loaded & removed from memory, the free space is broken into little pieces.





If relocation is static and is done at assembly/load time-> compaction can't be done

If relocation is dynamic and is done at execution time-> compaction possible


@ Dr. Shamim Akhter


External Fragmentation Solution

Compaction is Costly

Selecting Optimal compaction strategy is difficult.







Solⁿ3: Paging

- Soln: for external fragmentation problem
 - REDUCE to waste memory space

 Permits logical address of space of a process to be non-contiguous.






Paging Schemes


Physical memory


- is broken into fixed-sized blocks called frames.
- Logical memory
 - is also broken into blocks of same sized called pages.
 - Page size define by the hardware. Typically 512 8192 bytes (power of 2)
 - getconf PAGE_SIZE UNIX command to get page size
- Operating system maintains
 - a page table for each process






Paging- dynamic relocation











Process and Frames

Frame	Main memory
number ₀	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	

	Main memory
0	A.0
1	A.1
2	A.2
3	A.3
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	

	Main memory
0	A.0
1	A.1
2	A.2
3	A.3
4	$B.\delta$
5	B.1
6	B.2
7	
8	
9	
10	
11	
12	
13	
14	


Main memory

(a) Fifteen Available Frames


(b) Load Process A

(c) Load Process B

Process and Frames



	Main memory
0	A.0
1	A.1
2	A.2
3	A.3
4	
5	
6	
7	////¢.ó////
8	////ç,i////
9	////6.2////
10	////63////
11	
12	
13	
14	






(e) Swap out B


(f) Load Process D




Figure 7.9 Assignment of Process Pages to Free Frames



Logical Addresses









Figure 7.11 Logical Addresses

Logical address to Physical Address **Direct Mapping** Page Size = 4 0 Frame Size = 4 Frame 0 2 3 logical physical Dr. Shamim Akhter address address 0 Frame 1 1 CPU 2 **Page Offset** 3 **®** Displacement within the page 0 0 0 Frame 2 Page 0 10 2 2 11 3 3 3 0 0 Frame 3 В Page 1 2 2 page table 15 3 D d=7-(p*4)p = 7/4**d**=3 f=3*4



Logical Address

0		
1	Page 0	2 ⁿ
2		
3		
4	Page 1	2 ⁿ
5		
6		
7	Page 2	2 ⁿ
2 ^m	Page 2 ^m /2 ⁿ =2 ^{m-n}	2 ⁿ

1	
Page #	Page Offset
р	D
→m-n bits	n bits
0	n-> 2 ⁿ
1	n-> 2 ⁿ
2	n-> 2 ⁿ
2 ^{m-n}	n-> 2 ⁿ


m bits

Total Address = 2^m





Paging




In-Class Exercise

10 pts. Consider a simple paging system with the following parameters: 2^{31} bytes of addressable physical memory; page size of 2^{10} bytes; 2^{26} bytes of logical address space.

- (a) How many bits are in a logical address? *Solution*: 26
- (b) How many bytes in a frame? *Solution:* 2¹⁰: same as the page size
- (c) How many bits in the physical address specify the frame? *Solution*: 21: 31 (entire address) 10 (offset)
- (d) How many entries in the page table? *Solution:* 2¹⁶: the number of pages
- (e) How many bits in each page table entry (assume each page table entry includes a valid/invalid bit).

Solution: 22: 21 (page frame) + 1 (valid)

Paging with Associative & Direct Mapping



Internal Fragmentation





Solⁿ4: Segmentation


All segments of all programs do not have to be of the same length

- There is a maximum segment length
- Addressing consist of two parts
 - a segment number and an offset
- Since segments are not equal, segmentation is similar to dynamic partitioning

Logical Addresses















Example of Segmentation



Segmentation Hardware










Figure 7.12 Examples of Logical-to-Physical Address Translation



Reading Materials

- Chapter 9:
 - -9.1, 9.2, 9.3, 9.4.1-9.4.3, 9.5.1, 9.5.2





mpile, assemble, link, load, run

A statically-linked load module does not require any further linking.

Adynamically-linked load module may require further linking at run time.

input	suffix	tools	output	time
source program	.c .cpp	compiler	assembly code symbolic addresses	compile time
assembly code	.S	assembler	object module relative addresses	assembly time
object modules	.0	linkage editor (linker)	load module relative addresses	link time
load module, system libraries	.exe .a	static loader	memory segments absolute addresses	load time
load module, system libraries	.exe .so .dll	dynamic linker, dynamic loader	memory segments absolute	execution time, run time