SGPC Programmer's Manual

Steven Vroom

November 2016

Contents

\mathbf{C}_{0}	onter	nts	3
1	Ove	erview	1
	1.1	SGPC Architecture Overview	1
	1.2	Registers	1
		User-accessible Registers	1
		Internal Registers	1
	1.3	Instruction Conventions	1
		Instruction Layout	1
		Addressing Modes	1
	1.4	Instruction Set	1
	1.5	Interrupt Model	1
	1.6	Memory Management Model	1
	1.0	Tromoty Trumusgement trioder	-
2	Reg	gister Set	3
	2.1	General-Purpose Registers	3
		Stack Pointer Register (SP)	3
	2.2	Special-Purpose Registers	3
		Program Counter (PC)	3
		Section Registers	3
		Backup Registers	3
		Interrupt Registers	3
		Output Registers	3
3	One	erand Conventions and Addressing Modes	5
•	3.1	Operand Conventions	5
	0.1	Bit and Byte Ordering	5
		Aligned and Misaligned Memory Access	5
	3.2	Addressing Modes	5
	0.2	Not From Memory	5
		Register Direct	5
		Absolute	5
		Register with displacement	5
		From Memory	5
		Direct	5
		Base Plus Displacement	5
		Dase I lus Displacement	J
4	Inst	ruction Set Summary	7
		Instruction Types	7

4 CONTENTS

		Move Instructions	7
		Arithmic Instructions	7
		Control Instructions	7
		Reserved Instructions	7
		Artifact Instructions	7
	4.2	Instruction Layout	7
		exceptions	7
5	Inte	errupts	9
6	I/O	Conventions	11
7	Mer	mory Management	13
8	Inst	ruction Set	15
A	Inst	ruction Set Listings	17
В	Sim	plified Mnemonics	19
\mathbf{C}	Con	nmon Procedures	21
D	Star	ndard Interrupts and I/O-ports	23
	D.1	Programmable Interrupt Controller (PIC)	23
	D.2	Keyboard	23
	D.3	Programmable Interrupt Timer (PIT)	23
	D.4	Sound Card	23
	D.5	Graphical Card	23
	D.6	Memory Control Hub (MCH)	23
	D.7	Segements and Out Of Bounds Exception	23

About This Manual

Related Documentation

Organization

Conventions

Acronyms and Abbreviations

Overview

- 1.1 SGPC Architecture Overview
- 1.2 Registers

User-accessible Registers

Internal Registers

1.3 Instruction Conventions

Instruction Layout

Addressing Modes

- 1.4 Instruction Set
- 1.5 Interrupt Model
- 1.6 Memory Management Model

Register Set

2.1 General-Purpose Registers

Stack Pointer Register (SP)

2.2 Special-Purpose Registers

Program Counter (PC)

Section Registers

Backup Registers

Interrupt Registers

Output Registers

Operand Conventions and Addressing Modes

3.1 Operand Conventions

Bit and Byte Ordering

Aligned and Misaligned Memory Access

3.2 Addressing Modes

Not From Memory

Register Direct

Absolute

Register with displacement

From Memory

Direct

Base Plus Displacement

Instruction Set Summary

4.1 Instruction Types

Move Instructions

Arithmmic Instructions

Control Instructions

Reserved Instructions

Artifact Instructions

4.2 Instruction Layout

exceptions

Interrupts

I/O Conventions

Memory Management

Instruction Set

Appendix A

Instruction Set Listings

Appendix B

Simplified Mnemonics

Appendix C

Common Procedures

Appendix D

Standard Interrupts and I/O-ports

- D.1 Programmable Interrupt Controller (PIC)
- D.2 Keyboard
- D.3 Programmable Interrupt Timer (PIT)
- D.4 Sound Card
- D.5 Graphical Card
- D.6 Memory Control Hub (MCH)
- D.7 Segements and Out Of Bounds Exception