SGPC Programmer's Manual

Steven Vroom

November 2016

Contents

Contents **3**

1 Overview **7**
1.1 SGPC Architecture Overview 7
1.2 Registers 7
1.3 Instruction Conventions 7
1.4 Instruction Set 7
1.5 Interrupt Model 7
1.6 Memory Management Model 7

2 Register Set **9**
2.1 General-Purpose Registers 9
2.2 Program Counter (PC) 9
2.3 Section Registers 9
2.4 Backup Registers 9
2.5 Interrupt Registers 9
2.6 Output Registers 9

3 Operand Conventions and Addressing Modes **11**

4 Instruction Set Summary **13**

5 Interrupts **15**

6 I/O Conventions **17**

7 Memory Management **19**

8 Instruction Set **21**

9 Appendix A: Instruction Set Listings **23**

10 Appendix B: Simplified Mnemonics **25**

11 Appendix C: Common Procedures **27**

12 Appendix D: Standard Interrupts and I/O-ports **29**
12.1 Programmable Interrupt Controller (PIC) 29
12.2 Keyboard 29
12.3 Programmable Interrupt Timer (PIT) 29

12.4 Sound Card 29
12.5 Graphical Card 29
12.6 Memory Control Hub (MCH) 29
12.7 Segements and Out Of Bounds Exception 29

About This Book

Related Documentation

Organization

Conventions

Acronyms and Abbreviations

Chapter 1

Overview

1.1 SGPC Architecture Overview

1.2 Registers

User-accessible Registers

Internal Registers

1.3 Instruction Conventions

Instruction Layout

Addressing Modes

1.4 Instruction Set

1.5 Interrupt Model

1.6 Memory Management Model

Chapter 2

Register Set

2.1 General-Purpose Registers

Stack Pointer Register (SP)

2.2 Program Counter (PC)

2.3 Section Registers

2.4 Backup Registers

2.5 Interrupt Registers

2.6 Output Registers

Chapter 3

Operand Conventions and Addressing Modes

Chapter 4

Instruction Set Summary

Chapter 5

Interrupts

Chapter 6

I/O Conventions

Chapter 7

Memory Management

Chapter 8

Instruction Set

Chapter 9

Appendix A: Instruction Set Listings

Chapter 10

Appendix B: Simplified Mnemonics

Chapter 11

Appendix C: Common Procedures

Chapter 12

Appendix D: Standard Interrupts and I/O-ports

12.1 Programmable Interrupt Controller (PIC)

12.2 Keyboard

12.3 Programmable Interrupt Timer (PIT)

12.4 Sound Card

12.5 Graphical Card

12.6 Memory Control Hub (MCH)

12.7 Segements and Out Of Bounds Exception