ABCD Programmer's Manual A Basic Computer Design (draft 1)

Steven Vroom

November 2016

Contents

$\mathbf{C}_{\mathbf{C}}$	onter	ats	i
Li	st of	Figures	iv
Li	st of	Tables	\mathbf{v}
1	Ove	rview	1
	1.1	ABCD Architecture Overview	1
	1.2	Registers	1
	1.3	Instruction Conventions	2
		Operands	2
	1.4	Instruction Set	2
	1.5	Interrupts	2
	1.6	Memory Management	3
2	Reg	ister Set	4
	2.1	Foreground Registers	4
		General-Purpose Registers (GPR)	4
		Temporary Data Register	5
		Stack Pointer Register (SP)	5
		Program Counter Register (PC)	5
	2.2	Background Registers	5
		Backup Registers	5
		Interrupt Registers	6
	2.3	Indirect Registers	6
		Flags Register	6
		Segment Registers	7
	2.4	Output Registers	7
3	Оре	erand Conventions	9
	3.1	Operands in Instructions	9
	3.2	Normal Operands	9
		Exception: ISTR & ILD	9
	3.3	Special Operands	9
		Special Operand A	10
		Special Operand B	10
	3.4	List of Operands	10
4	Inst	ruction Set Summary	13

CONTENTS ii

	4.1	Instruction Types
		Move Instructions
		Addition and Subtraction Instructions
		Logical Instructions
		Bit Shifting Instructions
		Control Instructions
		Reserved Instructions
		Artifact Instructions
	4.2	Instruction Format
5	Inte	rrupts 17
	5.1	Starting an Interrupt
		Interrupt Start in Pseudocode
	5.2	Interrupt Enabling/Disabling
		Interrupt Enabled Flag
		Internal Interrupt Mask
		Programmable Interrupt Controller (PIC)
	5.3	State Preservation
		Backup
		Full Restore
		Partial Restore
	5.4	Context switching
	0.1	Far Jumps
		Return to Context
		Switch Context
6	T/O	Conventions 21
U	6.1	Reading Input
	6.2	Writing Output
	0.2	Problem with Interrupts
		1 Toblem with Interrupts
7	Inst	ruction Set 22
	7.1	MOVZ / MOV=
	7.2	MOVNZ / MOV!=
	7.3	MOVS
	7.4	MOVNS
	7.5	MOVP
	7.6	MOVNP
	7.7	MOVO
	7.8	MOVNO
	7.9	MOVC / MOVU>
	7.10	MOVNC / MOVU<=
		MOVU>=
		MOVU< 34
		MOVS>
		MOVS<=
		MOVS<
		$MOVS >= \dots $
		MOV

CO	NTE	ENTS																				iii
	7.19	ISTR.																				41
	7.20	ILD .																				42
	7.21	OUT .																				43
	7.22	IN																				44
	7.23	BACK																				45
	7.24	FRET																				46
	7.25	PRET																				47
	7.26	FJMP																				48
	7.27	HLT .																				49
	7.28	NOP .																				50
	7.29	OR																				51
	7.30	AND.																				52
	7.31	XOR.																				53
	7.32	ADD /	S	UE	3.																	54
		ADD1																				55
A	Inst	ruction	ı \$	Set	Ι	is	ti	n	gs	3												56

List of Figures

2.1	Segments and Flags Backup Register's Layout	6
2.2	Segments Interrupt Register's Layout	6
4.1	Instruction Layout	16

List of Tables

	List of Foreground Registers	
2.2	List of Background Registers	5
2.3	List of Flags	7
2.4	List of Segment Registers	7
2.5	List of Output Registers	8
3.1	List of Operands	0
A.1	List of instructions sorted by opcode	6
	List of instructions sorted by opcode (Continued)	

Overview

This chapter gives a brief overview of the ABCD processor's features.

1.1 ABCD Architecture Overview

ABCD stands for A Basic Computer Design. The ABCD processor has been designed with simplicity as primary goal. Both the design and usage of this processor and architecture were to be simple so this computer is bare-bones without it becoming awkward to program for. Because of the simplicity of the design the production cost of a ABCD processor should be cheap. However, security and speed were never a big concern in the design of the ABCD system, so while it should be fast enough to run simple graphical interfaces it's sub-par to the personal computers currently available.

1.2 Registers

The ABCD processor has a few types of registers:

- **Foreground Registers**: The foreground registers are the registers most instructions access. These registers hold data for computations or addresses, the program counter is a foreground register.
- **Background Registers**: The background registers are only accessible by a few instructions, these registers control rather specific things and aren't meant for regular data handling.
- Backup Registers: For all foreground registers and some other registers there are backup registers, these hold a copy of the data in their respective register. These registers are primarily used to save the state of the processor during an interrupt. Some of the backup registers are background registers.
- **Interrupt Registers**: These registers hold data that is needed to start an interrupt. These registers are also background Registers.
- Output Registers: These registers can be written to using the OUT instruction, and can be read by peripherals.

Flag Registers: These registers hold data about previous computations or control the behaviour of the processor. These registers are used in conditional move instructions.

1.3 Instruction Conventions

All instructions in an ABCD processor have four parts:

Opcode: This describes what operation will be executed by this instruction.

 ${f Operand}\ {f A}$: This describes what the instruction will use as output and secondary input.

Operand B: This describes what the instruction will use as primary input.

The Immediate: This is number is used by some operands to add to it's data or offset it's address.

Operands

There are two types of operands (omitting exceptions), normal and special operands. Normal operands just directly access the foreground registers. Special operands use the Immediate. Special operands either access memory via a register offsetted with the immediate or add a register to the immediate. Note that operand A and B do not share the exact same special operands.

1.4 Instruction Set

There are roughly three types of instructions:

Move Instructions: Move instructions simply write data from operand B to operand A. There are some conditional jumps available that only copy data when certain conditions are met. Note that a move instruction where operand A is the Program Counter is effectively a "jump" instruction.

Computational Instructions: These instructions use the data from operand B and optionally operand A to compute something and write the answer to operand A. The computational instructions are all quite basic but are presented in a rather flexible way.

Control Instructions: The control instructions change specific parts of the processor state. Unlike the move and computational instructions these instructions don't necessarily read from operand B and write/read from operand A.

1.5 Interrupts

After executing an instruction the processor checks if an external interrupt is waiting. If there is and interrupts are enabled the processor will start the processor procedure. First it will run a backup using the backup registers. Then it will it will set up the interrupt handler using the interrupt registers. It

does this by far jumping to the interrupt handler. Note that there is only one interrupt handler shared by all sources of interrupts. then it will prevent further interrupts using an internal register. After all that is done it will start running the interrupt handler code like any other piece of code. Once the interrupt handler is done a PRET or FRET instruction can be used to restore the state of the processor and resume the normal code paths. running PRET or FRET will also lift the interrupt block that started with the interrupt.

1.6 Memory Management

The ABCD processor uses segmented memory to manage memory. In the processor is a small list of segments. These segments have a base and a offset. The processor uses a code segment and data segment. The code segment is used to fetch instructions. The data segment is used to write and read to the memory using special instruction operands. The code and data segments are selected by two indices in a background register. These indices can change during an interrupt, an restore (FRET, PRET, FJMP), or a background write (ISTR).

Register Set

This chapter describes the registers separated in four groups based on accessibility. however, the internal registers are omitted from this chapter since these are implementation specific.

2.1 Foreground Registers

The foreground registers are the registers all regular instructions can read from and write to. There are eight 8-bit and eight 16-bit foreground registers. These registers are preserved in interrupts.

Table 2.1: List of Foreground Registers

Mnemonic Descriptive Name Length in hits

ID	Mnemonic	Descriptive Name	Length in bits
0x0	al	The lower byte of ax	8
0x1	ah	The higher byte of ax	8
0x2	bl	The lower byte of bx	8
0x3	bh	The higher byte of bx	8
0x4	cl	The lower byte of cx	8
0x5	ch	The higher byte of cx	8
0x6	dl	The lower byte of dx	8
0x7	$\mathrm{d}\mathrm{h}$	The higher byte of dx	8
0x8	ax	The first GPR	16
0x9	bx	The second GPR	16
0xA	cx	The third GPR	16
0xB	dx	The fourth GPR	16
0xC	ex	The fifth GPR	16
0xD	${ m tm}$	Temporary data	16
0xE	sp	Stack pointer	16
0xF	pc	Program counter	16

General-Purpose Registers (GPR)

These registers are meant for computing storage. The first four 16-bit registers are all split into two 8-bit registers. So software can directly access the upper and lower byte of these 16-bit registers.

Temporary Data Register

This registers is meant to facilitate call procedures. So it won't be preserved in a function call. However this nothing more than a suggestion to the user, software can use this register as a regular GPR.

Stack Pointer Register (SP)

This register is meant to keep track of the end of the stack. However this nothing more than a suggestion to the user, software can use this register as a regular GPR.

Program Counter Register (PC)

This register holds the address of the next instruction to run. Writing to this registers means jumping to other code.

2.2 Background Registers

Background registers can only accessed with the instructions BSTR and BLD.

ID	Mnemonic	Descriptive Name	Length in bits
0x0	n/a	Reserved	8
0x1	n/a	Reserved	8
0x2	n/a	Reserved	8
0x3	n/a	Reserved	8
0x4	n/a	Reserved	8
0x5	n/a	Reserved	8
0x6	n/a	Reserved	8
0x7	n/a	Reserved	8
0x8	bpc	Program counter backup	16
0x9	bsf	Segments and flags backup	16
0xA	ipc	Interrupt program counter	16
0xB	is	Interrupt segments	16
0xC	n/a	Reserved	16
0xD	n/a	Reserved	16
0xE	n/a	Reserved	16
0xF	n/a	Reserved	16

Table 2.2: List of Background Registers

Backup Registers

The backup registers are used to backup the state of the processor (see section 5.3). The foreground registers, segment registers and flags register all have their own backup register. However, most backup register aren't background registers. Only the segment registers, program counter register and flags register have directly accessible backup registers. Note that both segment registers and the flag register share one 16-bit backup register.

CS: The code segment, This holds the index of the segment that is used to fetch instructions from the memory (see ??).

DS: The data segment, This holds the index of the segment that is used to read data from and write data to the memory (see ??).

Z, **S**, **P**, **O**, **C** and **I**: The flags, these hold data about the state of the processor or control how the processor behaves (see section 2.3)

Figure 2.1: Segments and Flags Backup Register's Layout

1	16 15 14 13 12 11 10						0	5 0
	Ι	С	О	Р	S	Z	DS (5)	CS (5)

Interrupt Registers

The Interrupt registers hold the new state the processor should jump to when an interrupt is triggered (see chapter 5). Only the segment registers and the program counter have an interrupt register.

CS: The code segment, This holds the index of the segment that is used to fetch instructions from the memory (see ??).

DS: The data segment, This holds the index of the segment that is used to read data from and write data to the memory (see ??).

Figure 2.2: Segments Interrupt Register's Layout

16	10	5	0
RESERVEI	D(6)	S (5)	CS (5)

2.3 Indirect Registers

Indirect registers are registers that software can't directly read nor write to with any instruction. All the backup registers that aren't background registers fall under this category. All the indirect registers can only be written to and read from via the state preservation system (see section 5.3).

Flags Register

The flags register holds multiple flags (see Table 2.3). There are two types of flags: status flags and control flags. Status flags give software extra information about the last computation made, while control flags control how the processor behaves. There is only one control flag in the [insert name here] processor, the interrupts enabled flag. If this flag is set to zero interrupt requests will be ignored (see section 5.2).

Zero flag: If the result of the last computation is equal to zero this flag will be set, otherwise it will be cleared.

Sign flag: If the most significant bit of the result of the last computation is set this flag will be set, otherwise it will be cleared.

Parity flag: If the least significant bit of the result of the last computation is clear this flag will be set, otherwise it will be cleared.

Overflow flag: If the signed two's-complement result of the last computation is too large to fit in operand A (see ??) this flag will be set, otherwise it will be cleared. (Not all computational instructions change this flag)

Carry flag: If the unsigned result of the last computation is too large to fit in operand A (see ??) this flag will be set, otherwise it will be cleared. (Not all computational instructions change this flag)

Mnemonic **Descriptive Name** Type of flag Length in bits Ζ Zero flag Status flag SSign flag Status flag 1 Ρ Parity flag Status flag 1 O Overflow flag Status flag 1 С Carry flag Status flag Ι Interrupts enabled flag Control flag 1

Table 2.3: List of Flags

Segment Registers

The segment registers (see Table 2.4) hold the index of the segments currently used (see ??).

Table 2.4: List of Segment Registers

Mnemonic	Descriptive Name	Length in bits
CS	Code segment index	5
DS	Data segment index	5

2.4 Output Registers

The output registers (see Table 2.5) hold information that is sent to the peripherals (see chapter 6)

Table 2.5: List of Output Registers

Mnemonic	Descriptive Name	Length in bits
AO	The first output register	16
ВО	The second output register	16
CO	The third output register	16
DO	The fourth output register	16
EO	The fifth output register	16
FO	The sixth output register	16
GO	The seventh output register	16
НО	The eighth output register	16

Operand Conventions

This chapter describes the possible operands and how to use them. The operands are separated into normal operands and special operands.

3.1 Operands in Instructions

All instructions have two operands, however, some instructions don't use them or only use one. The two operands have a set role. Operand A (the first operand after the instruction) is the output and the secondary input. Operand B (the second operand after the instruction) is the primary input. In other words the processor generally follows this behaviour: read B, optionally read A, calculate and finally write to A.

3.2 Normal Operands

Normal operands simply access the foreground registers. This type of operands is ensured to take the least amount of read and write time, so it is advised to use this operand type for computations.

Exception: ISTR & ILD

The ISTR and ILD alter the behaviour of the normal A and B operands respectively. Instead of the foreground registers the operands access the background registers. There are only four background registers. If ISTR or ILD try to access any of the reserved background register the behaviour of that instruction is undefined.

3.3 Special Operands

Special operands make use of the immediate of an instruction. If both operands of an instruction are special operands then they share the $\underline{\text{same}}$ immediate. The A and B operand have different special operands.

Special Operand A

Special operand A is used to access the memory. The operands adds a register to the immediate and uses the answer of that calculation as memory address. It's also possible to use the immediate as address directly without the addition. It's possible to read and write both 8-bits and 16-bit.

Special Operand B

Special operand B can both be used access the memory or directly. The operands either adds a register to the immediate and uses the answer of that calculation as memory address, or just uses the answer of the calculation directly as the value of the operand. It's also possible to use the immediate as address or value directly without the addition.

3.4 List of Operands

Table 3.1: List of Operands

ID	Mnemonic	Description	Length					
			in bits					
	Normal Operands							
0x00	al	The lower byte of ax	8					
0x01	ah	The higher byte of ax	8					
0x02	bl	The lower byte of bx	8					
0x03	bh	The higher byte of bx	8					
0x04	cl	The lower byte of cx	8					
0x05	ch	The higher byte of cx	8					
0x06	dl	The lower byte of dx	8					
0x07	$\mathrm{d}\mathrm{h}$	The higher byte of dx	8					
0x08	ax	The first GPR	16					
0x09	bx	The second GPR	16					
0x0A	cx	The third GPR	16					
0x0B	dx	The fourth GPR	16					
0x0C	ex	The fifth GPR	16					
0x0D	${ m tm}$	Temporary data	16					
0x0E	sp	Stack pointer	16					
0x0F	pc	Program counter	16					

List of Operands (Continued)

ID	Mnemonio	c Description	${f Length} \ {f in \ bits}$		
Exceptions: Operand A of ISTR & Operand B of ILD					
0x00	n/a	Reserved	8		
0x01	n/a	Reserved	8		
0x02	n/a	Reserved	8		
0x03	n/a	Reserved	8		
0x04	n/a	Reserved	8		
0x05	n/a	Reserved	8		
0x06	n/a	Reserved	8		
0x07	n/a	Reserved	8		
0x08	bpc	Program counter backup	16		
0x09	bsf	Segments and flags backup	16		
0x0A	ipc	Interrupt program counter	16		
0x0B	is	Interrupt segments	16		
0x0C	n/a	Reserved	16		
0x0D	n/a	Reserved	16		
0x0E	n/a	Reserved	16		
0x0F	n/a	Reserved	16		
Exception: Operand A of OUT					
0x00	AO	The first output register	16		
0x01	ВО	The second output register	16		
0x02	CO	The third output register	16		
0x03	DO	The fourth output register	16		
0x04	EO	The fifth output register	16		
0x05	FO	The sixth output register	16		
0x06	GO	The seventh output register	16		
0x07	НО	The eighth output register	16		
0x08	n/a	Reserved	16		
0x09	n/a	Reserved	16		
0x0A	n/a	Reserved	16		
0x0B	n/a	Reserved	16		
0x0C	n/a	Reserved	16		
0x0D	n/a	Reserved	16		
0x0E	n/a	Reserved	16		
0x0F	n/a	Reserved	16		

List of Operands (Continued)

ID	Mnemonic	Description	$\begin{array}{c} { m Length} \\ { m in \ bits} \end{array}$	
		Special Operands A		
0x10	[ax+#]	The byte at: ax plus the immediate	8	
0x11	[bx+#]	The byte at: bx plus the immediate	8	
0x12	[cx+#]	The byte at: cx plus the immediate	8	
0x13	[dx+#]	The byte at: dx plus the immediate	8	
0x14	[fx+#]	The byte at: fx plus the immediate	8	
0x15	[pc+#]	The byte at: pc plus the immediate	8	
0x16	[sp+#]	The byte at: sp plus the immediate	8	
0x17	[#]	The byte at: the immediate	8	
0x18	@[ax+#]	The word at: ax plus the immediate	16	
0x19	@[bx+#]	The word at: bx plus the immediate	16	
0x1A	@[cx+#]	The word at: cx plus the immediate	16	
0x1B	@[dx+#]	The word at: dx plus the immediate	16	
0x1C	@[fx+#]	The word at: fx plus the immediate	16	
0x1D	@[pc+#]	The word at: pc plus the immediate	16	
0x1E	@[sp+#]	The word at: sp plus the immediate	16	
0x1F	@[#]	The word at: the immediate	16	
Special Operands B				
0x10	[ax+#]	Memory from: ax plus the immediate	same as A	
0x11	[bx+#]	Memory from: bx plus the immediate	same as A	
0x12	[cx+#]	Memory from: cx plus the immediate	same as A	
0x13	[dx+#]	Memory from: dx plus the immediate	same as A	
0x14	[fx+#]	Memory from: fx plus the immediate	same as A	
0x15	[pc+#]	Memory from: pc plus the immediate	same as A	
0x16	[sp+#]	Memory from: sp plus the immediate	same as A	
0x17	[#]	Memory from: the immediate	same as A	
0x18	ax+#	ax plus the immediate	16	
0x19	bx+#	bx plus the immediate	16	
0x1A	cx+#	cx plus the immediate	16	
0x1B	dx+#	dx plus the immediate	16	
0x1C	fx+#	fx plus the immediate	16	
0x1D	pc+#	pc plus the immediate	16	
0x1E	$\mathrm{sp}+\#$	sp plus the immediate	16	
0x1F	#	the immediate	16	

Instruction Set Summary

This chapter gives a summary on the instruction set of the ABCD processor. It will describe the types of instructions and the binary layout of the instructions.

4.1 Instruction Types

The instructions can be separated in five types. Two of these types are not meant to be used.

Move Instructions

The move instructions copy data from it's source operand to it's target operand. The simplest move instruction is MOV and does just that. The rest of the move instructions are conditional move instructions, these only copy data when certain conditions are met. These conditions all have to do with previous calculations and use the flags register.

 $\mathbf{MOVZ}\,:\, \mathbf{Move}$ if the zero flag is set.

 \mathbf{MOVNZ} : Move if the zero flag is clear.

MOVS: Move if the sign flag is set.

 \mathbf{MOVNS} : Move if the sign flag is clear.

MOVP: Move if the parity flag is set.

MOVNP: Move if the parity flag is clear.

MOVO: Move if the overflow flag is set.

 $\mathbf{MOVNO}\,:\, \mathbf{Move}$ if the overflow flag is clear.

MOVC: Move if the carry flag is set.

MOVNC: Move if the carry flag is clear.

MOV= : Move if the previous comparison was equal.

MOV!= : Move if the previous comparison was unequal.

MOVU< : Move if the previous comparison of unsigned integers was smaller.

MOVU<=: Move if the previous comparison of unsigned integers was smaller or equal.

MOVU>=: Move if the previous comparison of unsigned integers was greater or equal.

MOVU> : Move if the previous comparison of unsigned integers was greater.

MOVS< : Move if the previous comparison of signed integers was smaller.

 $\mathbf{MOVS} \le = :$ Move if the previous comparison of signed integers was smaller or equal.

MOVS>=: Move if the previous comparison of signed integers was greater or equal.

MOVS>: Move if the previous comparison of signed integers was greater.

Addition and Subtraction Instructions

There preform binary addition and subtraction for both signed and unsigned integers. In all the addition instructions you can two's compliment negate one of the operands. A subtraction instruction is an addition instruction with the B operand negated. There are three groups of addition/subtraction instructions:

ADD / **SUB** : Add/subtract the two operands.

ADD1 / SUB1 : Add/subtract the two operands and add/subtract 1.

ADDC / **SUBB** : Add/subtract the two operands and, if the carry flag is set, add/subtract 1.

Logical Instructions

The logical instructions preform simple bitwise logical functions. In all logical Instructions you can one's compliment negate (NOT) one or both of the operands.

OR : Perform bitwise logical OR.

AND: Perform bitwise logical AND.

XOR : Perform bitwise logical XOR.

Bit Shifting Instructions

The bit shifting instructions shift or rotate the bits of its operand by one bit.

SHL: Shifts all bits one bit left and clears the new least significant bit.

SHR: Shifts all bits one bit right and clears the new most significant bit.

SHL1: Shifts all bits one bit left and sets the new least significant bit.

SHR1: Shifts all bits one bit right and sets the new most significant bit.

ROL: Shifts all bits one bit left and writes the old most significant bit to the new least significant bit.

ROR : Shifts all bits one bit right and writes the old least significant bit to the new most significant bit

RCL: Shifts all bits one bit left and clears new the least significant bit.

RCR: Shifts all bits one bit right and clears new the most significant bit.

Control Instructions

Control Instruction change specific parts of the processor state. Unlike the move and computational instructions these instructions don't necessarily read from operand B and write/read from A .

WRI: Sets or clears the I flag.

ISTR : Writes to an background register.

ILD : Writes from an background register.

OUT: Writes to an output register.

IN : Request input from a peripheral.

BACK: Backup the most registers.

FRET: Fully restore the last backup and marks and marks any running interrupt done.

PRET: Restore the program counter and the stack pointer from the last backup and marks any running interrupt done.

 \mathbf{FJMP} : Restore the program counter and the stack pointer from the last backup.

HLT: Halts the processor until a interrupt is triggered.

NOP: Does nothing but delay the processor a bit.

Reserved Instructions

Reserved instructions are instructions with undefined behaviour, meaning they can do anything to the state of the processor or the RAM. Reserved instructions should never be used in code. However, reserved instructions will never message peripherals, so it's impossible to change non-volatile memory or damage any components. Thus any problems that reserved instructions invoke directly will not persist after restarting the system.

Artifact Instructions

Artifact instructions are instructions with defined behaviour, but aren't considered a permanent part of the ABCD processor family. These instructions tend to only exist because it would take more parts to remove them than it takes to leave them in.

4.2 Instruction Format

All instructions follow one single format. The format has four parts:

- ${\bf OP}$: The opcode, this describes what operation will be executed by this instruction (see Appendix A).
- **A** : Operand A, This describes what the instruction will use as output and secondary input (see Table 3.1).
- ${\bf B}\,:\,{\rm Operand}$ B, This describes what the instruction will use as primary input (see Table 3.1).
- # : The immediate, This is number is used by some operands to add to it's data or offset it's address.

32 # (16) # (16) OP (6) 11 6 0

Figure 4.1: Instruction Layout

Interrupts

This chapter describes how the interrupts in an ABCD processor work and how to use them. Interrupts halt the normal code flow to handle an external request.

5.1 Starting an Interrupt

Everytime after running an instruction the processor will check if an interrupt is requested by a perhiperal. If there is and no system has disabled the interrupts (see section 5.2) then an interrupt will start. First the processor will create a backup of the processor's state (see section 5.3). Then it change the program counter and segment index registers their data to their respective interrupt register's data. To prevent any interrupts from starting while this interrupt handler is still busy it will also place an internal lock on interrupts. When this is all done the interrupt handler code starts to run like regular code.

Interrupt Start in Pseudocode

```
(PreviousInstruction)
if InterruptRequest \land I \land \neg InterruptRunning then
    bax \leftarrow ax
    bbx \leftarrow bx
    bcx \leftarrow cx
    bdx \leftarrow dx
    bex \leftarrow ex
    btm \leftarrow tm
    bsp \leftarrow sp
    bpc \leftarrow pc
    bsf \leftarrow sf
                                          ▶ Backup the segment and flag registers
                                             ▶ Jump to the interrupt handler code
    pc \leftarrow ipc
    s \leftarrow is
                                        ▷ Context switch to the interrupt handler
    MarkInterruptStarted()
                                            ▶ Lock the internal lock that prevents
interrupts
end if
(NextInstruction)
```

5.2 Interrupt Enabling/Disabling

There are multiple systems that can prevent interrupts from triggering.

Interrupt Enabled Flag

The interrupt enabled flag is provided to allow code to disable interrupts hassle free. The interrupt enabled flag is a regular flag that resides in the flag register. Thus it backed up and restored during interrupts just like other flags. However, unlike other flags the WRI instruction can directly write to this flag, allowing to change this flag easily. This flag is especially useful in situations where you need to temporarly disable interrupts to safely run code that use the output registers or the backup system.

Internal Interrupt Mask

The internal interrupt mask is meant to prevent interrupts triggering while another interrupt is being handled. It does so by masking all interrupts away as soon as an interrupt starts. When FRET or PRET is called the interrupt handler is considered done and the masking is stopped. If there is still an interrupt waiting as soon as the interrupt handler is done it will trigger immidiately (given that no other systems are blocking the interrupt).

Programmable Interrupt Controller (PIC)

The PIC in the standard ABCD computer has an internal masking system that can prevent interrupt request from seperate sources. However, this is beyond the scope of this document.

5.3 State Preservation

The ABCD processor uses backup registers to preserve the state of the processor during interrupts. Many registers have their respective backup register. The registers that have their respective backup register and thus preserve their state after interrupts are:

- All the foreground registers
- $\bullet\,$ The flag registers
- The segment index registers (CS and DS)

Note that the output registers do not have respective backup registers, so if any interrupt triggers between an OUT and an IN instruction the interrupt handler could change output registers, harboring unexpected results. So if any interrupt ever writes to the output registers (likely) then any OUT instruction outside of an interrupt handler should be executed only if interrupts are disabled.

Backup

When a backup occures all backup registers have their data overwritten with the data from their respective register. The previous backup is completely removed in the process. A backup occures under two circumstances: An interrupt is started, or a BACK instruction is executed.

Full Restore

When a full restore occurres all backup registers will have their data written to their respective register. The state of processor will be mostly the same as when the last backup occured. The state can differ somewhat if since the last backup different data has been written to the background registers or output registers. A full restore won't effect the backup registers, so a single backup can be restored multiple times. A full restore only occurres when a FRET instruction is executed.

Partial Restore

When a partial restore occurres some backup registers will have their data written to their respective register. The only registers that are restored by a partial restore are:

- The program counter
- The flag registers
- The segment index registers (CS and DS)

A partial restore occurs when a PRET or FJMP instruction is called. A partial restore is useful to jump back to code while keeping control over the other registers

5.4 Context switching

For many reasons it might be desireable to switch context, this section will briefly explain how to go about doing this in certain situations.

Far Jumps

Sometimes code paths need to flow to other segments. This can be achieved by using far jumps (FJMP). The backup registers for the program counter and segment indicies are available as background registers. So to do a far jump the new address and segment indicies need to be written to those background registers, and then FJMP should be called. However, There are a few important things to note. First, if the data segment is changed the old stack pointer usually isn't correct in the new context. Secondly, The far jump will wipe the flag registers since the segment index and flag registers share one backup register. Lastly, if a far jump resides in an interrupt handler care must be taken to store the old backups somewhere so the interrupt handler can correctly return to context.

Return to Context

Returning to context is a simple and quick procedure. If FRET is executed in a interrupt handler it will properly return to the context and state before the interrupt started. That only stands true as long as no backup registers have changed since the start of the interrupt. If an far jump has been made inbetween the correct program counter, segment index and flag backup registers must be restored manually.

Switch Context

Context switching is more complex than the other two situations. First you need to save the backup registers to the memory to switching back. This can be done like this:

- 1. save all GPRs to a constant place in memory (the GPRs are not changed by the start of the interrupt, so these hold the same value as their backup as long as they aren't changed by the interrupt handler)
- 2. save bpc and bsf to the memory

The next step is to load the the new state and context to switch to. this can be done like this:

- 1. load the new bpc and bsf from the memory
- 2. load all the GPR's from the memory
- 3. call PRET to restore the context

And that way the processor will end up following a new code path outside interrupts.

I/O Conventions

This chapter describes how input and output functions in an ABCD processor.

6.1 Reading Input

To fetch input the IN instruction is used. This instruction sends out a number given by operand B. This number is meant to be a pheriperal ID that tells what pheriperal the input request is send to, but this number can be used differently in non-standard usages of the ABCD processor. A bit after requesting input the 16-bit input port will be read and written to operand A. If there is no input it the input is considered to be 0x0000.

6.2 Writing Output

The OUT instruction writes operand B to a output register selected by operand A. These output registers are readable by pheriperals at all times, however, in standard ABCD processor based systems the output will only be read by a perhiperal if input is requested from the perhiperal. So to output data in standard ABCD processor based systems one or more OUT instructions need to be executed to write the correct data to the output registers and then the IN instruction must be used to tell a certain perhiperal to read the output registers. What the perhiperal does with the output after that point is specific to that perhiperal.

Problem with Interrupts

The output registers aren't backed up like most registers when an interrupt is called, so changes an interrupt makes to the output register could mess up I/O operations. To prevent this it's advisable to disable interrupt during I/O operations using the WRI instruction.

Instruction Set

This chapter gives information about every instruction. It tells what variant's there are, what opcode they have, what mnemonics they have, what they do, and what flags they effect.

$7.1 \quad MOVZ / MOV =$

Move if zero / Move if equal

Usages

```
0x00: MOVZ a b
0x00: MOV= a b (Alternative notation)
```

Description

Writes B to A if the zero flag is set. This instruction can also be used to only write B to A if, in the last comparison, B was equal to A. The alternative Mnemonic MOV= was provided for this use. The comparison use of this instruction can only be expected to work if the last calculation was a compare or subtract instruction, and the used status flags haven't changed in the meanwhile.

Operation

```
\begin{array}{l} \textbf{if } Z \textbf{ then} \\ a \leftarrow b \\ \textbf{end if} \\ \\ \textbf{alternative pseudocode:} \\ \textbf{if } b_{previous} = a_{previous} \textbf{ then} \\ \text{operands of a previous calculation} \\ a \leftarrow b \\ \textbf{end if} \\ \end{array} \Rightarrow \textbf{Where } b_{previous} \textbf{ and } a_{previous} \textbf{ are the} \\ \\ \textbf{end if} \\ \end{array}
```

Flags Affected

$7.2 \quad MOVNZ / MOV! =$

Move if not zero / Move if not equal

Usages

0x01: MOVNZ a b

0x01: MOV!= a b (Alternative notation)

Description

Writes B to A if the zero flag is clear. This instruction can also be used to only write B to A if, in the last comparison, B was unequal to A. The alternative Mnemonic MOV= was provided for this use. The comparison use of this instruction can only be expected to work if the last calculation was a compare or subtract instruction, and the used status flags haven't changed in the meanwhile.

Operation

```
\begin{aligned} & & \textbf{if} \ \neg Z \ \textbf{then} \\ & & a \leftarrow b \\ & & \textbf{end if} \\ & & \text{alternative pseudocode:} \end{aligned}
```

if $b_{previous} \neq a_{previous}$ then operands of a previous calculation $a \leftarrow b$

 \triangleright Where $b_{previous}$ and $a_{previous}$ are the

Flags Affected

end if

7.3 MOVS

$\underline{\text{Mov}}$ e if $\underline{\text{sign}}$

Usages

 $0\mathrm{x}02\mathrm{:}\ \mathrm{MOVS}$ a b

Description

Writes B to A if the sign flag is set.

Operation

 $\begin{array}{c} \textbf{if} \ S \ \textbf{then} \\ a \leftarrow b \\ \textbf{end} \ \textbf{if} \end{array}$

Flags Affected

7.4 MOVNS

$\underline{Mov}e \ if \ \underline{n}ot \ \underline{s}ign$

Usages

 $0\mathrm{x}03\mathrm{:}\ \mathrm{MOVNS}$ a b

Description

Writes B to A if the sign flag is clear.

Operation

```
\label{eq:stress} \begin{array}{c} \mathbf{if} \ \neg S \ \mathbf{then} \\ a \leftarrow b \\ \mathbf{end} \ \mathbf{if} \end{array}
```

Flags Affected

7.5 MOVP

$\underline{\mathbf{Mov}}\mathbf{e}$ if $\underline{\mathbf{p}}\mathbf{arity}$

Usages

0x04: MOVP a b

Description

Writes B to A if the parity flag is set.

Operation

 $\begin{array}{c} \textbf{if} \ P \ \textbf{then} \\ a \leftarrow b \\ \textbf{end} \ \textbf{if} \end{array}$

Flags Affected

7.6 MOVNP

$\underline{Mov}e \ if \ \underline{n}ot \ \underline{p}arity$

Usages

 $0\mathrm{x}05\mathrm{:}\ \mathrm{MOVNP}$ a b

Description

Writes B to A if the parity flag is clear.

Operation

```
\label{eq:continuous} \begin{array}{c} \mathbf{if} \ \neg P \ \mathbf{then} \\ a \leftarrow b \\ \mathbf{end} \ \mathbf{if} \end{array}
```

Flags Affected

7.7 MOVO

$\underline{\text{Mov}}$ e if $\underline{\text{o}}$ verflow

Usages

 $0\mathrm{x}06\mathrm{:}\ \mathrm{MOVO}$ a b

Description

Writes B to A if the overflow flag is set.

Operation

 $\begin{array}{c} \textbf{if} \ O \ \textbf{then} \\ a \leftarrow b \\ \textbf{end} \ \textbf{if} \end{array}$

Flags Affected

7.8 MOVNO

$\underline{\text{Mov}}$ e if $\underline{\text{no}}$ overflow

Usages

 $0\mathrm{x}07\mathrm{:}\ \mathrm{MOVNO}$ a b

Description

Writes B to A if the overflow flag is clear.

Operation

```
\label{eq:continuous} \begin{array}{c} \mathbf{if} \ \neg O \ \mathbf{then} \\ a \leftarrow b \\ \mathbf{end} \ \mathbf{if} \end{array}
```

Flags Affected

$7.9 \quad MOVC / MOVU >$

Move if carry / Move if unsigned greater

Usages

```
0x08: MOVC a b
0x08: MOVU> a b (Alternative notation)
```

Description

Writes B to A if the carry flag is set. This instruction can also be used to only write B to A if, in the last comparison of unsigned numbers, B was greater than A. The alternative Mnemonic MOVU> was provided for this use. The comparison use of this instruction can only be expected to work if the last calculation was a compare or subtract instruction, and the used status flags haven't changed in the meanwhile.

Operation

```
\begin{array}{l} \textbf{if } C \textbf{ then} \\ a \leftarrow b \\ \textbf{end if} \\ \\ \textbf{alternative pseudocode:} \\ \textbf{if } b_{previous} > a_{previous} \textbf{ then} \\ \\ \textbf{operands of a previous calculation} \\ \\ a \leftarrow b \\ \textbf{end if} \end{array} \Rightarrow \textbf{Where } b_{previous} \textbf{ and } a_{previous} \textbf{ are the} \\ \\ \textbf{end if} \end{array}
```

Flags Affected

$7.10 \quad MOVNC / MOVU <=$

Move if no carry / Move if unsigned smaller or equal

Usages

```
0x09: MOVNC a b
0x09: MOVU<= a b (Alternative notation)
```

Description

Writes B to A if the carry flag is clear. This instruction can also be used to only write B to A if, in the last comparison of unsigned numbers, B was smaller than or equal to A. The alternative Mnemonic MOVU<= was provided for this use. The comparison use of this instruction can only be expected to work if the last calculation was a compare or subtract instruction, and the used status flags haven't changed in the meanwhile.

Operation

```
\begin{array}{l} \textbf{if} \ \neg C \ \textbf{then} \\ a \leftarrow b \\ \textbf{end if} \\ \text{alternative pseudocode:} \\ \textbf{if} \ b_{previous} \leq a_{previous} \ \textbf{then} \\ \text{operands of a previous calculation} \\ a \leftarrow b \\ \textbf{end if} \end{array} \Rightarrow \text{Where } b_{previous} \ \text{and } a_{previous} \ \text{are the} \\ \text{operands of a previous calculation} \\ a \leftarrow b \\ \textbf{end if} \end{array}
```

Flags Affected

7.11 MOVU>=

Move if unsigned greater or equal

Usages

0x0A: MOVU >= a b

Description

Writes B to A if, in the last comparison of unsigned numbers, B was greater than or equal to A. The comparison use of this instruction can only be expected to work if the last calculation was a compare or subtract instruction, and the used status flags haven't changed in the meanwhile.

Operation

```
\begin{array}{l} \textbf{if } C \vee Z \textbf{ then} \\ a \leftarrow b \\ \textbf{end if} \\ \\ \textbf{alternative pseudocode:} \\ \textbf{if } b_{previous} \geq a_{previous} \textbf{ then} \\ \text{operands of a previous calculation} \\ a \leftarrow b \\ \textbf{end if} \\ \end{array} \Rightarrow \textbf{Where } b_{previous} \textbf{ and } a_{previous} \textbf{ are the} \\ \textbf{end if} \\ \end{array}
```

Flags Affected

7.12 MOVU<

Move if unsigned smaller

Usages

0x0B: MOVU < a b

Description

Writes B to A if, in the last comparison of unsigned numbers, B was smaller than A. The comparison use of this instruction can only be expected to work if the last calculation was a compare or subtract instruction, and the used status flags haven't changed in the meanwhile.

Operation

```
\begin{array}{l} \textbf{if} \ \neg(C \lor Z) \ \textbf{then} \\ a \leftarrow b \\ \textbf{end if} \\ \\ \textbf{alternative pseudocode:} \\ \textbf{if} \ b_{previous} < a_{previous} \ \textbf{then} \\ \text{operands of a previous calculation} \\ a \leftarrow b \\ \textbf{end if} \\ \end{array} \Rightarrow \text{Where } b_{previous} \ \text{and } a_{previous} \ \text{are the} \\ \\ \textbf{end if} \\ \end{array}
```

Flags Affected

7.13 MOVS>

Move if signed greater

Usages

0x0C: MOVS > a b

Description

Writes B to A if, in the last comparison of signed numbers, B was greater than A. The comparison use of this instruction can only be expected to work if the last calculation was a compare or subtract instruction, and the used status flags haven't changed in the meanwhile.

Operation

```
\begin{array}{l} \textbf{if} \ \neg Z \wedge (O \oplus S) \ \textbf{then} \\ a \leftarrow b \\ \textbf{end if} \\ \text{alternative pseudocode:} \\ \textbf{if} \ b_{previous} > a_{previous} \ \textbf{then} \\ \text{operands of a previous calculation} \\ a \leftarrow b \\ \textbf{end if} \end{array} \Rightarrow \text{Where } b_{previous} \ \text{and } a_{previous} \ \text{are the} \\ \textbf{end if} \end{array}
```

Flags Affected

7.14 MOVS<=

Move if signed smaller or equal

Usages

 $0x0D: MOVS \le a b$

Description

Writes B to A if, in the last comparison of signed numbers, B was smaller than or equal to A. The comparison use of this instruction can only be expected to work if the last calculation was a compare or subtract instruction, and the used status flags haven't changed in the meanwhile.

Operation

```
\begin{array}{l} \textbf{if} \ Z \vee \neg (O \oplus S) \ \textbf{then} \\ a \leftarrow b \\ \textbf{end if} \\ \text{alternative pseudocode:} \\ \textbf{if} \ b_{previous} \leq a_{previous} \ \textbf{then} \\ \text{operands of a previous calculation} \\ a \leftarrow b \\ \textbf{end if} \end{array} \Rightarrow \text{Where } b_{previous} \ \text{and } a_{previous} \ \text{are the} \\ \text{operands of a previous calculation} \\ a \leftarrow b \\ \textbf{end if} \end{array}
```

Flags Affected

7.15 MOVS<

Move if signed smaller

Usages

0x0E: MOVS < a b

Description

Writes B to A if, in the last comparison of signed numbers, B was smaller than A. The comparison use of this instruction can only be expected to work if the last calculation was a compare or subtract instruction, and the used status flags haven't changed in the meanwhile.

Operation

```
\begin{array}{l} \text{if } O \oplus S \text{ then} \\ a \leftarrow b \\ \text{end if} \\ \\ \text{alternative pseudocode:} \\ \text{if } b_{previous} < a_{previous} \text{ then} \\ \text{operands of a previous calculation} \\ a \leftarrow b \\ \text{end if} \\ \end{array} \Rightarrow \text{Where } b_{previous} \text{ and } a_{previous} \text{ are the} \\ \\ \text{operands of a previous calculation} \\ \\ a \leftarrow b \\ \\ \text{end if} \end{array}
```

Flags Affected

7.16 MOVS > =

Move if signed greater or equal

Usages

0x0F: MOVS >= a b

Description

Writes B to A if, in the last comparison of signed numbers, B was greater than or equal to A. The comparison use of this instruction can only be expected to work if the last calculation was a compare or subtract instruction, and the used status flags haven't changed in the meanwhile.

Operation

```
\begin{array}{l} \textbf{if} \ \neg O \oplus S \ \textbf{then} \\ a \leftarrow b \\ \textbf{end if} \\ \\ \textbf{alternative pseudocode:} \\ \textbf{if} \ b_{previous} \geq a_{previous} \ \textbf{then} \\ \text{operands of a previous calculation} \\ a \leftarrow b \\ \textbf{end if} \\ \end{array} \Rightarrow \text{Where } b_{previous} \ \text{and } a_{previous} \ \text{are the} \\ \\ \textbf{end if} \\ \end{array}
```

Flags Affected

7.17 MOV

$\underline{\mathbf{Mov}}\mathbf{e}$

Usages

0x10: MOV a b

Description

Writes B to A unconditionally.

Operation

 $a \leftarrow b$

Flags Affected

7.18 WRI

$\underline{\mathbf{Wr}}$ ite $\underline{\mathbf{i}}$ nterupts enabled

Usages

0x12: WRI $_$ b

Description

Writes the least significant bit of B to the interrupts enabled flag. This allows you to enable and disable interrupts in a single instruction.

Operation

 $I \leftarrow b \ \& \ 0001_{16}$

 \triangleright Everything but the least significant bit is omitted

Flags Affected

Ι

7.19 ISTR

$\underline{\mathbf{I}}\mathbf{n}\mathbf{t}\mathbf{e}\mathbf{r}\mathbf{n}\mathbf{a}\mathbf{l}\ \underline{\mathbf{s}}\mathbf{t}\mathbf{o}\underline{\mathbf{r}}\mathbf{e}$

Usages

 $0\mathrm{x}14\mathrm{:}\ \mathrm{ISTR}\ \mathrm{a}\ \mathrm{b}$

Description

Writes B to internal register A.

Operation

 $a \leftarrow b$

 ${\,\vartriangleright\,}$ Where a is an internal register

Flags Affected

7.20 ILD

$\underline{\mathbf{I}}\mathbf{n}\mathbf{t}\mathbf{e}\mathbf{r}\mathbf{n}\mathbf{a}\mathbf{l}\ \underline{\mathbf{l}}\mathbf{o}\mathbf{a}\underline{\mathbf{d}}$

Usages

0x15: ILD a b

Description

Writes internal register B to A.

Operation

 $a \leftarrow b$

 ${\,\vartriangleright\,}$ Where b is an internal register

Flags Affected

7.21 OUT

\underline{Out} put

Usages

0x16: OUT a b

Description

Writes B to output register A.

Operation

 $a \leftarrow b$

 \triangleright Where a is an output register

Flags Affected

7.22 IN

$\underline{\mathbf{Input}}$

Usages

0x17: IN a b

Description

Request input from peripheral B and write the returned input to A.

Operation

 $a \leftarrow \text{RequestInputFrom}(b)$

Flags Affected

7.23 BACK

Backup

Usages

0x18: BACK $_$ $_$

Description

Backups all the registers that have a backup registers

Operation

```
bax \leftarrow ax
```

 $bbx \leftarrow bx$

 $bcx \leftarrow cx$

 $bdx \leftarrow dx$

 $bex \leftarrow ex$

 $btm \leftarrow tm$ $bsp \leftarrow sp$

 $bpc \leftarrow pc$ $bsf \leftarrow sf$

 \triangleright Backup the segment and flag registers

Flags Affected

7.24 FRET

$\underline{\mathbf{F}}\mathbf{ull}\ \underline{\mathbf{rest}}\mathbf{ore}$

Usages

```
0x19: FRET \_ \_
```

Description

Restores some of the registers and marks that the there is no interrupt being handled

Operation

```
\begin{array}{lll} ax \leftarrow bax \\ bx \leftarrow bbx \\ cx \leftarrow bcx \\ dx \leftarrow bdx \\ ex \leftarrow bex \\ tm \leftarrow btm \\ sp \leftarrow bsp \\ pc \leftarrow bpc \\ sf \leftarrow bsf \\ & \rhd \text{Restore the segment and flag registers} \\ & \texttt{MARKINTERRUPTENDED()} \\ & \rhd \text{Unlock the internal lock that prevents} \\ & \text{interrupts} \end{array}
```

Flags Affected

Z, S, P, O, C and I

7.25 PRET

Partial restore

Usages

```
0x1A: PRET \_ \_
```

Description

Restores some of the registers and marks that the there is no interrupt being handled.

Operation

Flags Affected

Z, S, P, O, C and I

7.26 FJMP

$\underline{\mathbf{F}}\mathbf{ar}\ \underline{\mathbf{j}}\mathbf{u}\underline{\mathbf{mp}}$

Usages

0x1B: FJMP $_$ $_$

Description

Restores some of the registers. $\,$

Operation

$$\begin{array}{c} pc \leftarrow bpc \\ sf \leftarrow bsf \end{array}$$

 \triangleright Restore the segment and flag registers

Flags Affected

Z, S, P, O, C and I

7.27 HLT

$\underline{\mathbf{H}}\mathbf{a}\underline{\mathbf{l}}\mathbf{t}$

Usages

0x1C: HLT $_$ $_$

Description

Halts the processor until an external interrupt is triggered and resumes.

Operation

Haltprocessor()

Flags Affected

7.28 NOP

$\underline{\mathbf{N}}\mathbf{o}$ operations

Usages

0x1D: NOP $_$ $_$

Description

Does nothing but delay the processor a minimal amount of cycles.

Operation

end if

if false then

 \triangleright NOP is implemented as a do never conditional

Flags Affected

7.29 OR

Bitwise or

Usages

```
0x20: OR a b
0x21: OR !a b
0x22: OR a !b
0x23: OR !a !b
0x23: NAND a b (Alternative notation)
```

Description

preforms bitwise logical or operation on A and B and writes the answer to A. The answer is also evaluated to update the status flags. Both operands can be One's Complement Negated (NOT'ed) before the operation in the same instruction. This is marked by the '!' before the operand.

Operation

```
y \leftarrow (!)a \mid (!)b
a \leftarrow y
Z, S, P \leftarrow \text{EvaluateAnswer}(y)
```

Flags Affected

Z, S and P

7.30 AND

Bitwise and

Usages

```
0x24: AND a b
0x25: AND !a b
0x26: AND a !b
0x27: AND !a !b
0x27: NOR a b (Alternative notation)
```

Description

preforms bitwise logical and operation on A and B and writes the answer to A. The answer is also evaluated to update the status flags. Both operands can be One's Complement Negated (NOT'ed) before the operation in the same instruction. This is marked by the '!' before the operand.

Operation

```
\begin{aligned} y &\leftarrow (!)a \ \& \ (!)b \\ a &\leftarrow y \\ Z, S, P &\leftarrow \text{EvaluateAnswer}(y) \end{aligned}
```

Flags Affected

```
Z, S and P
```

7.31 XOR

Bitwise exclusive or

Usages

0x28: XOR a b 0x29: XOR !a b 0x29: XAND a b (Alternative notation) 0x2A: XOR a !b (Artifact instruction)

0x2B: XOR !a !b (Artifact instruction)

Description

preforms bitwise logical exclusive or operation on A and B and writes the answer to A. The answer is also evaluated to update the status flags. Both operands can be One's Complement Negated (NOT'ed) before the operation in the same instruction. This is marked by the '!' before the operand. However because of the logical properties of exclusive or, "XOR !a !b" and "XOR a !b" behave exactly the same as "XOR a b" and "XOR !a b" respectively. Thus instruction "XOR !a !b" and "XOR a !b" are deemed to be artifact instructions and shouldn't be used.

Operation

```
y \leftarrow (!)a \land (!)b

a \leftarrow y

Z, S, P \leftarrow \text{EVALUATEAnswer}(y)
```

Flags Affected

Z, S and P

7.32 ADD / SUB

Addition / Subtraction

Usages

0x28: ADD a b 0x29: ADD -a b 0x2A: ADD a -b

0x2A: SUB a b (Alternative notation)

Description

adds A to B and writes the answer to A. The addition is checked on overflow and carry and the answer is also evaluated to update the status flags. Both operands can be Two's Complement Negated before the operation in the same instruction. This is marked by the '-' before the operand.

Operation

```
\begin{aligned} y &\leftarrow (-)a + (-)b \\ a &\leftarrow y \\ O, C &\leftarrow \text{CheckAddition}() \\ Z, S, P &\leftarrow \text{EvaluateAnswer}(y) \end{aligned}
```

Flags Affected

Z, S, P, O and C

7.33 ADD1 / SUB1

Addition plus $\underline{1}$ / Subtraction minus $\underline{1}$

Usages

```
0x28: ADD1 a b (Artifact instruction)
0x29: ADD1 -a b (Artifact instruction)
0x2A: ADD1 a -b (Artifact instruction)
0x2A: SUB1 a b (Artifact instruction) (Alternative notation)
```

Description

adds A and 1 to B and writes the answer to A. The addition is checked on overflow and carry and the answer is also evaluated to update the status flags. Both operands can be Two's Complement Negated before the operation in the same instruction. This is marked by the '-' before the operand. If one of the operands is negated the extra 1 will be negated as well

Operation

```
\begin{aligned} y &\leftarrow (-)a + (-)b + (-)1 \\ a &\leftarrow y \\ O, C &\leftarrow \text{CheckAddition}() \\ Z, S, P &\leftarrow \text{EvaluateAnswer}(y) \end{aligned}
```

Flags Affected

Z, S, P, O and C

Appendix A

Instruction Set Listings

Table A.1: List of instructions sorted by opcode

Decimal	Opcode Hex	Binary	Mnemonic	Operand A	Operand B
0	0x00	000000	MOVZ & MOV=	W?	R?
1	0x01	000001	MOVNZ & MOV!=	W?	R?
2	0x02	000010	MOVS	W?	R?
3	0x03	000011	MOVNS	W?	R?
4	0x04	000100	MOVP	W?	R?
5	0x05	000101	MOVNP	W?	R?
6	0x06	000110	MOVO	W?	R?
7	0x07	000111	MOVNO	W?	R?
8	0x08	001000	MOVC & MOVU>	W?	R?
9	0x09	001001	$MOVNC \& MOVU \le$	W?	R?
10	0x0A	001010	MOVU>=	W?	R?
11	0x0B	001011	MOVU <	W?	R?
12	0x0C	001100	MOVS>	W?	R?
13	0x0D	001101	$MOVS \le $	W?	R?
14	0x0E	001110	MOVS <	W?	R?
15	0x0F	001111	MOVS > =	W?	R?
16	0x10	010000	MOV	W	R
17	0x11	010001	n/a	n/a	n/a
18	0x12	010010	WRI	_	R
19	0x13	010011	n/a	n/a	n/a
20	0x14	010100	STRB	O	R
21	0x15	010101	LDB	W	O
22	0x16	010110	OUT	O	R
23	0x17	010111	IN	W	О
24	0x18	011000	BACK	_	_
25	0x19	011001	FRET	_	_
26	0x1A	011010	PRET	_	_
27	0x1B	011011	FJMP	_	_
28	0x1C	011100	HLT	_	_
29	0x1D	011101	NOP	_	_
30	0x1E	011110	CMP	R	R

Table A.1: List of instructions sorted by opcode (Continued)

(Decimal	Opcode Hex	Binary	Mnemonic	Operand A	Operand B
31	0x1F	011111	TEST	R	R
32	0x20	100000	OR	R&W	R
33	0x21	100001	OR	!R&W	R
34	0x22	100010	OR	R&W	!R
35	0x23	100011	OR	!R&W	!R
36	0x24	100100	AND	R&W	R
37	0x25	100101	AND	!R&W	R
38	0x26	100110	AND	R&W	!R
39	0x27	100111	AND	!R&W	!R
40	0x28	101000	XOR	R&W	R
41	0x29	101001	XOR	!R&W	R
42	0x2A	101010	XOR	R&W	!R
43	0x2B	101011	XOR	!R&W	!R
44	0x2C	101100	ADD	R&W	R
45	0x2D	101101	ADD	!R&W	R
46	0x2E	101110	ADD & SUB	R&W	!R
47	0x2F	101111	n/a	n/a	n/a
48	0x30	110000	ADD1	R&W	R
49	0x31	110001	ADD1	!R&W	R
50	0x32	110010	ADD1 & SUB1	R&W	!R
51	0x33	110011	n/a	n/a	n/a
52	0x34	110100	ADDC	R&W	R
53	0x35	110101	ADDC	!R&W	R
54	0x36	110110	ADDC & SUBB	R&W	!R
55	0x37	110111	n/a	n/a	n/a
56	0x38	111000	SHL	W	R
57	0x39	111001	SHL1	W	R
58	0x3A	111010	RCL	W	R
59	0x3B	111011	ROL	W	R
60	0x3C	111100	SHR	W	R
61	0x3D	111101	SHR1	\mathbf{W}	R
62	0x3E	111110	RCR	W	R
63	0x3F	111111	ROR	W	R