GNN-Guided Simulated Annealing for PCB Component Placement

Ayomide C. Adekoya
Trace
ayo@buildwithtrace.com

Jeff Allo
Trace
jeff@buildwithtrace.com

Olu Afolabi
Trace
olu@buildwithtrace.com

Abstract—We present a Graph Attention Network (GAT) approach to guiding simulated annealing (SA) for printed circuit board (PCB) component placement. While SA remains the gold standard for placement optimization, its performance is sensitive to move selection and cooling schedule. We train a lightweight GAT on SA rollout data to predict high-quality component moves, then use these predictions to bias the SA search. Evaluated on 12 KiCad PCB designs (5 to 94 components) sourced from open-source hardware, our GNN-guided SA achieves lower half-perimeter wirelength (HPWL) on 4 of 12 boards, with reductions up to 21.6%. These early results demonstrate that learned heuristics can improve placement quality for PCB-specific optimization, a domain largely unexplored by the ML-for-EDA community.

Index Terms—PCB placement, graph neural networks, simulated annealing, combinatorial optimization, EDA

I. Introduction

Printed circuit board (PCB) component placement is a combinatorial optimization problem of immense practical importance. A board with N components and G grid positions has $O(G^N)$ possible placements. For even modest designs, this exceeds the number of atoms in the observable universe. The problem is further complicated by multi-domain constraints: electromagnetic compatibility (EMC), thermal management, signal integrity, and manufacturing requirements must all be satisfied simultaneously. Unlike software, where a 90% correct solution can ship and be patched, a PCB that violates any constraint either fails to function or physically self-destructs.

Simulated annealing (SA) [1] has been the dominant metaheuristic for placement optimization in electronic design automation (EDA) for four decades. Its ability to escape local minima through probabilistic acceptance of worse solutions, governed by the Boltzmann criterion $P(\Delta E) = e^{-\Delta E/T}$, makes it well-suited to the rugged energy landscapes of placement problems. However, standard SA relies on uniform random move proposals that ignore the structure of the netlist graph. On complex boards with hundreds of components, this means the majority of proposed moves are wasted on components that have little effect on the objective, while tightly-coupled component clusters that dominate wirelength are moved no more frequently than isolated passives.

Recent advances in machine learning for EDA have demonstrated remarkable results in VLSI/ASIC placement. DeepMind's AlphaChip [2] used reinforcement learning to generate chip floorplans matching human experts, and has since been deployed in production TPU designs. DREAMPlace [3] reframed placement as neural network training, achieving 40× GPU speedups by treating cell density as a differentiable loss function. TransPlace [4] showed GNN-based placement transfers across unseen circuits with 30% less congestion. ChipDiffusion [5] and DiffPlace [6] applied diffusion models to zero-shot placement, training on synthetic data and generalizing to unseen circuits.

However, all serious placement research targets VLSI/ASIC, where the constraint space is narrower and standardized benchmarks (ISPD, ICCAD) have existed for decades. PCB placement remains largely unexplored. PCB-Bench [7] is the first benchmark for LLMs on PCB tasks, providing 170+ complete projects and 3,700+ annotated instances. Cypress [8] (ISPD 2025 Best Paper) is the first VLSI-inspired approach applied to PCB, achieving up to 492× speedup and 5.9× routability improvement through GPU-accelerated analytical placement. Component Centric Placement [9] explores PCB-specific graph representations with deep RL. On the industry side, C3PO [10] demonstrates commercial-quality placement via concurrent timing, routability, and wirelength optimization, and Netlistify [11] transforms schematics into netlists using deep learning.

We address this gap with a GNN-guided SA approach tailored to PCB placement. Our key insight is that rather than replacing SA entirely, we can augment it with learned move proposals that encode structural knowledge from the netlist graph. The GNN learns which components to move and in which direction from short SA rollouts, while SA provides the mathematically grounded search framework with provable convergence guarantees that pure learning approaches lack.

II. Method

A. Problem Formulation

Given a PCB with N components $\{c_1, \ldots, c_N\}$, each with dimensions (w_i, h_i), and a netlist defining M nets

connecting component pads, we seek positions $\mathbf{p} = \{(x_i, y_i)\}_{i=1}^{N}$ minimizing:

$$\mathcal{L}(\mathbf{p}) = \text{HPWL}(\mathbf{p}) + \lambda_o \cdot \text{Overlap}(\mathbf{p}) + \lambda_b \cdot \text{Boundary}(\mathbf{p}) \quad (1)$$

where HPWL is the half-perimeter wirelength summed over all nets:

$$\text{HPWL} = \sum_{n \in \text{Nets}} \left[\max_{i \in n}(x_i) - \min_{i \in n}(x_i) + \max_{i \in n}(y_i) - \min_{i \in n}(y_i) \right] \quad (2)$$

Overlap penalizes component intersections and Boundary penalizes components extending beyond board edges.

B. Graph Representation

We model the PCB as a graph $G = (V, E)$ where nodes V correspond to components and edges E encode net connectivity. The adjacency matrix $A \in \mathbb{R}^{N \times N}$ has $A_{ij} = k$ if components i and j share k nets.

Each node v_i has an 8-dimensional feature vector:

$$\mathbf{f}_i = \left[\frac{w_i}{10}, \frac{h_i}{10}, \frac{|\text{pads}_i|}{20}, \hat{x}_i, \hat{y}_i, l_i, \frac{s_i}{10}, \frac{w_i h_i}{100} \right] \quad (3)$$

where $\hat{x}_i, \hat{y}_i$ are normalized positions, l_i is the layer indicator, and s_i counts signal pads.

We also compute the graph Laplacian $L = D - A$ for spectral initialization, using the Fiedler vector (second-smallest eigenvector of L) to determine initial component ordering.

C. Graph Attention Network Architecture

Our GNN uses a 2-layer Graph Attention Network (GAT) [12] with multi-head attention. Each GAT layer computes:

$$\alpha_{ij}^h = \frac{\exp\left(\mathbf{a}_{\text{src}}^h \cdot \mathbf{h}_i^h + \mathbf{a}_{\text{dst}}^h \cdot \mathbf{h}_j^h\right)}{\sum_{k \in \mathcal{N}(i)} \exp\left(\mathbf{a}_{\text{src}}^h \cdot \mathbf{h}_i^h + \mathbf{a}_{\text{dst}}^h \cdot \mathbf{h}_k^h\right)} \quad (4)$$

where h indexes attention heads and $\mathbf{h}_i^h = \mathbf{W}^h \mathbf{x}_i$ are linear projections. The attention coefficients α_{ij}^h capture the relative importance of neighboring components in the netlist graph.

The architecture has two heads:

- Move head: Predicts displacement vectors $(\Delta x_i, \Delta y_i)$ for each component, conditioned on graph embeddings and current positions.
- Quality head: Predicts the expected quality improvement of moving each component, used to bias component selection during SA.

D. Training via SA Rollouts

We generate training data by running short SA rollouts from the original placement. Each rollout executes $\lfloor N/2 \rfloor$ moves per temperature step with $T \in [10.0, 2.0]$ and $\alpha = 0.97$. From these rollouts, we extract accepted moves with their associated improvements.

The training objective combines move prediction and quality prediction:

$$\mathcal{L}_{\text{train}} = \text{MSE}(\hat{\mathbf{m}}_i, \mathbf{m}_i) + 0.5 \cdot \text{MSE}(\hat{q}_i, q_i) \quad (5)$$

where $\hat{\mathbf{m}}_i$ is the predicted move, $\mathbf{m}_i$ is the actual accepted move, $\hat{q}_i$ is the predicted improvement score, and q_i is the normalized actual improvement. We train for 80 epochs with Adam optimizer and cosine annealing learning rate schedule.

E. GNN-Guided SA

During optimization, we replace random move selection with GNN-guided proposals:

1) Run forward pass through the trained GNN to get move predictions and quality scores for all components.
2) Select component i via softmax sampling over quality scores: $P(i) \propto \exp(q_i/(T/T_0))$.
3) Compute displacement as the GNN prediction plus exploration noise: $\Delta x_i = \hat{m}_x \cdot s + \epsilon_x$ where $s = T/T_0$ and $\epsilon \sim \mathcal{N}(0, 0.2s)$.
4) Accept or reject via the standard Boltzmann criterion.

The temperature-scaled softmax ensures high exploitation at low temperatures (sharp distribution, picking the GNN's best suggestions) and broad exploration at high temperatures.

III. Experimental Setup

A. Datasets

We evaluate on 12 KiCad PCB designs sourced from open-source hardware repositories on GitHub, ranging from 5 to 94 components. Our dataset also includes three production-grade boards (207 to 681 components) for future GPU-scale evaluation:

- jetson_orin_baseboard: 681 components, 644 nets. Antmicro's NVIDIA Jetson Orin carrier board. Production-grade with dense BGA routing, multiple power domains, and high-speed interfaces.
- hackrf_one: 437 components, 319 nets. Great Scott Gadgets' HackRF One software-defined radio. RF-sensitive layout with controlled impedance and shielded sections.
- artix_dc_scm: 207 components, 224 nets. Antmicro's FPGA-based server management board with Xilinx Artix-7.
- stickhub: 94 components, 45 nets, 24.6×50.0mm. Compact USB hub with dense interconnect.
- rp2040_debugger: 69 components, 55 nets, 60.0×52.4mm. Raspberry Pi debug probe.
- motor_controller: 51 components, 36 nets, 84.0×60.0mm. H-bridge motor driver.
- keyboard_rev0: 37 components, 46 nets. Mechanical keyboard controller.
- pluto_watch: 37 components, 52 nets, 34.6×32.6mm. Casio F-91W replacement board.
- snapvcc: 26 components, 8 nets, 31.8×22.8mm. Compact power supply with sparse netlist.

The remaining boards (kitchen_timer, rgb_to_hdmi, dali_stm32, mmdvm_hotspot, tomu, m2sata) range from

TABLE I
HPWL Results Across 12 Open-Source KiCad PCBs

Board	Comp	SA HPWL	GNN HPWL	Δ
stickhub	94	1125.9	1022.1	–9.2%
rp2040_debugger	69	1248.8	1375.4	+10.1%
motor_controller	51	883.2	918.4	+4.0%
keyboard_rev0	37	3086.2	4228.8	+37.0%
pluto_watch	37	867.1	838.0	–3.4%
kitchen_timer	35	605.9	828.4	+36.7%
rgb_to_hdmi	32	721.9	776.8	+7.6%
snapvcc	26	136.4	106.9	–21.6%
dali_stm32	22	572.5	721.0	+25.9%
mmdvm_hotspot	21	839.7	1033.5	+23.1%
tomu	17	176.5	174.1	–1.4%
m2sata	5	200.1	410.9	+105.3%

5 to 35 components. Initial results are reported on the 12 smaller boards; the production boards require GPU/TPU compute for practical training times.

All designs are parsed directly from .kicad_pcb files (supporting both KiCad v5 module and v6+ footprint formats) using our custom s-expression parser. The parser extracts component positions, dimensions (from courtyard geometry or pad extents), pad locations, net assignments, and layer information. Board boundaries are inferred from the convex hull of component positions with a 5mm margin.

B. Baselines

We compare four methods:

- Original: As-designed placement by human engineers.
- SA (baseline): Standard SA from original positions with random moves. $T_0 = 15$, $T_f = 0.3$, $\alpha = 0.995$.
- SA (spectral): SA initialized from spectral placement (Fiedler vectors of graph Laplacian).
- SA+GNN (ours): SA with GNN-guided move proposals from original positions.

All experiments use Apple M-series GPU (MPS backend) for GNN inference.

IV. Results

Table I presents HPWL results across all 12 boards. The GNN-guided SA achieves lower HPWL on 4 out of 12 boards, with the strongest improvements on snapvcc (–21.6%) and stickhub (–9.2%). On snapvcc, the GNN also achieves lower total cost (118.2 vs 136.5).

The results reveal a clear pattern: the GNN approach is more effective on boards where the netlist graph structure provides strong placement signals. On boards with dense, well-connected netlists (stickhub, snapvcc, pluto_watch), the attention mechanism captures meaningful component relationships. On boards with sparse connectivity or very small component counts (m2sata with only 5 components), the GNN has insufficient graph structure to learn from.



Fig. 1. HPWL and total cost across all 12 boards. GNN achieves competitive or lower HPWL on boards with dense netlist connectivity.



Fig. 2. SA convergence on stickhub (94 components). GNN-guided SA converges to lower HPWL but higher overlap.

V. Discussion

A. HPWL vs Total Cost Trade-off

Our GNN-guided approach optimizes for wirelength effectively but at the cost of increased overlap. The quality prediction head achieves R^2 values between 0.001 and 0.079 across all boards, indicating the network struggles to predict which moves will improve total cost versus merely reducing wirelength. This is a symptom of underfitting rather than overfitting: with only 10 SA rollouts per board generating roughly 10,000 to 25,000 training samples, the quality signal is too sparse for the network to learn the distinction between moves that reduce wirelength without creating overlap and those that do both.

In production PCB design, overlap must be zero. Several paths could address this:

- Adding an explicit overlap penalty term to the GNN training loss, so the network learns to avoid overlap during move prediction rather than relying solely on the SA cost function.
- Scaling training data: 50+ rollouts with 200+ epochs on GPU/TPU hardware would provide 5× more training signal for the quality head.
- Training on longer SA rollouts where overlap is resolved at lower temperatures, giving the network examples of overlap-resolving moves.
- Post-processing with a legalization pass that resolves remaining overlaps while preserving wirelength gains.



Fig. 3. GNN training metrics on stickhub. Quality R^2 remains low, indicating the quality prediction head is the primary bottleneck.

B. Graph Structure and Board Characteristics

The GNN performs best on boards where the netlist graph provides strong structural signals. On stickhub (94 components, 45 nets), the dense connectivity gives the attention mechanism meaningful relationships to learn from. On snapvcc (26 components, 8 nets), the sparse but tightly-coupled netlist allows the GNN to focus its attention effectively, achieving the best result across all boards (21.6% HPWL reduction, total cost win).

Conversely, the GNN struggles on boards with very few components (m2sata, 5 components) where the graph is too small for attention to provide value, and on boards with diffuse connectivity (kitchen_timer, keyboard_rev0) where no component cluster dominates the wirelength. This suggests the attention mechanism is most useful when there are identifiable component groups that benefit from coordinated placement.

C. Acceptance Rate Analysis

GNN-guided SA consistently achieves higher acceptance rates (80-99%) compared to baseline SA (50-93%). This confirms the network proposes structurally meaningful moves that are more likely to be accepted by the Boltzmann criterion. However, high acceptance alone does not guarantee improvement: many accepted moves may reduce wirelength marginally while increasing overlap. A more selective acceptance strategy, or a GNN that jointly optimizes for both objectives, would likely improve total cost.

D. Scaling and Data Efficiency

The current approach trains a separate GNN per board, requiring only 10 SA rollouts (approximately 20 seconds of compute). This per-board training captures design-specific patterns but cannot transfer knowledge across boards. A pre-trained model on hundreds or thousands of PCB designs could provide transferable placement knowledge, similar to TransPlace [4] for VLSI. The lightweight architecture (2-layer GAT, 64 hidden dimensions, approximately 35K parameters) is well-suited to fine-tuning from a pre-trained checkpoint.

E. Comparison to VLSI Approaches

Unlike VLSI placement where cells are uniform-size and netlists have millions of nodes, PCB placement involves:

- Mixed-size components spanning three orders of magnitude (0402 passives at 1×0.5mm to large connectors at 20×10mm).
- Fewer components (tens to hundreds) but denser per-component connectivity.
- Physical constraints (board outline, mounting holes, keep-out zones, connector positions) that are fixed and non-negotiable.
- Multi-domain optimization (EMC, thermal, signal integrity) that couples placement decisions across different physics.

These differences make direct application of VLSI methods challenging. Cypress [8] is a notable first step, adapting analytical placement with GPU acceleration to PCBs. Our GNN approach complements this by learning from design-specific rollout data rather than requiring large pre-computed datasets, making it practical for individual boards with no training corpus.

F. Constraint Gap

The current cost function optimizes HPWL, overlap, and boundary violations. These are the standard baseline metrics used in VLSI placement research, and a necessary starting point: a model that cannot minimize wirelength will not benefit from additional constraint terms. However, production PCB placement requires constraints that our model does not yet capture:

- Decoupling capacitor proximity. Bypass capacitors must be placed within a few millimeters of their associated IC power pins to suppress high-frequency noise on the power delivery network. The netlist already encodes this relationship (the capacitor and IC share a power net), so the GNN graph contains the necessary signal. The next step is to weight power-net edges differently from signal-net edges in the cost function and as edge features in the graph.
- Functional group clustering. Power regulation, analog front-end, digital core, and I/O sections should form spatially coherent blocks. Interleaving components from different functional domains increases trace length, complicates copper pour partitioning, and creates EMI coupling paths.
- EMI/EMC separation. Noisy switching regulators should be physically distant from sensitive analog inputs. High-frequency clock lines should be short and routed away from signal traces. These constraints couple placement to routing and are difficult to express as simple pairwise penalties.

- Signal integrity. Matched-length differential pairs, controlled impedance traces, and return path continuity all impose placement constraints that depend on the downstream routing topology.
- Thermal management. Power-dissipating components require spacing for heat spreading and copper pour area for thermal relief. Clustering high-power components can create thermal hotspots.

The GNN graph representation is well-suited to encoding these constraints as typed edge features (power, signal, clock, ground) with learned attention weights per type. This would allow the network to learn that some connections (power net between a decoupling cap and its IC) demand proximity while others (signal net between distant connectors) tolerate longer traces. Adding weighted penalty terms to the cost function ($\mathcal{L} = \text{HPWL} + \lambda_o \text{Overlap} + \lambda_d \text{DecouplingDist} + \lambda_g \text{GroupSep} + \lambda_e \text{EMI}$) provides a path to constraint-aware placement without abandoning the SA framework.

VI. Related Work

The landscape of ML-for-EDA is evolving rapidly. AlphaChip [2] demonstrated RL for ASIC floorplanning, deployed in Google's TPUs. DREAMPlace [3] reformulated placement as differentiable optimization. TransPlace [4] showed transferable GNN-based placement. ChipDiffusion [5] and DiffPlace [6] applied generative models.

For PCB specifically, the field is nascent. PCB-Bench [7] provides the first standardized benchmark. GNN-based approaches have been applied to schematic analysis (auto-adding decoupling caps) [13]. Component Centric Placement [9] explores PCB-native graph representations. Cypress [8] bridges VLSI and PCB with GPU acceleration. C3PO [10] and Netlistify [11] from NVIDIA's EDA group push the frontier of commercial-quality placement and schematic understanding.

VII. Conclusion

We presented a GNN-guided SA approach for PCB placement evaluated across 12 KiCad designs ranging from 5 to 94 components, achieving HPWL reductions of up to 21.6% on boards with dense netlist connectivity. While total cost remains higher on most boards due to unresolved overlap (a consequence of underfitting on the quality prediction head with limited training data), the wirelength improvements on 4 of 12 boards demonstrate that Graph Attention Networks can learn meaningful placement heuristics from minimal SA rollout data (10 rollouts, approximately 20 seconds per board).

The approach is most effective on boards where the netlist graph provides strong structural signals for the attention mechanism, and least effective on very small boards or boards with diffuse connectivity. GNN-guided SA consistently achieves higher acceptance rates (80-99%) than baseline SA, confirming the network proposes structurally valid moves even when total cost is not improved.

This is, to our knowledge, the first application of learned SA guidance specifically to PCB placement optimization. The current cost function covers wirelength, overlap, and boundary constraints. Production PCB placement additionally requires decoupling capacitor proximity, functional group clustering, EMI/EMC separation, signal integrity, and thermal management. The GNN graph representation is naturally extensible to these constraints via typed edge features and weighted penalty terms, and this represents the primary direction for future work alongside scaling training data (50+ rollouts on GPU/TPU), adding overlap-aware loss terms, and pre-training a transferable model across hundreds of open-source KiCad designs.

Our code and results are open source at https://github.com/elcruzo/learned-pcb-placement.

References

[1] S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671–680, 1983.

[2] A. Mirhoseini, A. Goldie, M. Yazgan, J. W. Jiang, E. Songhori, S. Wang, Y.-J. Lee, E. Johnson, O. Pathak, A. Nazi et al., "A graph placement methodology for fast chip design," Nature, vol. 594, no. 7862, pp. 207–212, 2021.

[3] Y. Lin, Z. Jiang, J. Jia, B. Zhu, and D. Z. Pan, "DREAMPlace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement," in Proc. DAC, 2019, pp. 1–6.

[4] Y. Cheng, G. Huang, S. Cai, Y. Li, H. Pan, Y. Li, K. He, C. Chu, and H.-B. Yan, "TransPlace: Transferable generalizing global placement via graph neural network," arXiv:2501.05667, 2025.

[5] D. Vint, Z. Yan, and S. Pasricha, "ChipDiffusion: A diffusion-based generative model for chip placement," in Proc. ICML, 2025.

[6] Z. Liu, J. Guo et al., "DiffPlace: Conditional diffusion models for vlsi placement," arXiv:2510.15897, 2025.

[7] DiGAILab, "PCB-Bench: A benchmark for LLM-based PCB design," in Proc. ICLR, 2026.

[8] Y.-C. Lu et al., "Cypress: VLSI-inspired PCB placement with GPU acceleration," in Proc. ISPD, 2025, best Paper Award.

[9] Various, "Component centric placement for PCB design," arXiv, 2026, february 2026.

[10] Y.-C. Lu, H.-H. Hsiao, R. Liang, W.-H. Liu, and H. Ren, "C3PO: Commercial-quality global placement via coherent, concurrent timing, routability, and wirelength optimization," in Proc. ASP-DAC, 2026.

[11] C.-Y. Huang, H.-I. Chen, H.-W. Ho, P.-H. Kang, M. P.-H. Lin, W.-H. Liu, and H. Ren, "Netlistify: Transforming circuit schematics into netlists with deep learning," in Proc. MLCAD, 2025.

[12] P. Veličković, G. Cucurull, A. Casanova, A. Romero, P. Liò, and Y. Bengio, "Graph attention networks," arXiv:1710.10903, 2018.

[13] Various, "Graph neural networks for PCB schematic analysis," arXiv, 2025, auto-adding decoupling caps and pull-up resistors.