#### Branching Lab April 18 2021

#### CSC 342/343 Spring 2021 Bujar Sefa

Objective	2
SEFA_REGISTER_N	2
SEFA_IR_REGISTER	3
SEFA_RS_REGISTER	4
SEFA_RT_REGISTER	4
SEFA_IMM16_REGISTER	5
SEFA_IMM26_REGISTER	5
SEFA_PC_REGISTER	6
SEFA_IR_REGISTER_DRIVER	7
SEFA_INSTRUCTION_MEMORY	7
SEFA_REGISTER_MEMORY_FILE	9
SEFA_Comparator_N	10
SEFA_PC_PLUS_4	10
SEFA_SIGN_EXTEND_IMM_16_TO_32	11
SEFA_SIGN_EXTEND_IMM_26_TO_32	11
SEFA_BRANCHING_SIGN_EXTENDED	12
SEFA_PC_PLUS_IMMEDIATE_PLUS_4	12
SEFA_Branching_MUX	13
SEFA_SHIFT_LEFT_2	13
SEFA_NAL	14
SEFA_COMPUTE_NAL_FROM_IR_VALUE	14
SEFA_MAIN	16
SEFA BRANCHING PACKAGE	19

SEFA\_TEST\_MAIN 25

#### Objective

- To learn the importance of comparator lab
- To learn the importance of Register File and Registers
- To Design and implement in VHDL MIPS instruction BEQ, BNE, J
- To learn about I Type format instructions.

## SEFA\_REGISTER\_N

```
| Tibrary TEEE; | state | stat
```

The purpose of this file is to create an n bit register using clock and event. We can read and write to this register, depending on the selected signals. This component is used to create the RS, RT, IMM, and PC registers.

## SEFA\_IR\_REGISTER

```
library IEEE;
use IEEE.std_logic_1164.all;
use work.SEFA_BRANCHING_PACKAGE.all;
       6
7
8
9
         ----- Aside Note to revisit -----
10
       □-- Note I am not sure how we will handle the fields of the data.

-- By the data I am referring to opcode | rs | rt | immediate
11
12
13
14
15
         -- Option one: we need a driver for t, which divides the data.
       □-- Option two: we handle the combination of the data here as well (add them as seperate input signals).

| -- Like are those all different imports? I wouldnt think so I would assume its just 32 bits,
16
17
generic (SEFA_N: integer := 32);
port(
SEFA_clk: in std_logic; -- clock
    SEFA_wren: in std_logic; -- write enable (if it is 0, the stored data will not change)
    SEFA_rden: in std_logic; -- read enable (only when it is 1, the stored data will be displayed to output)
    SEFA_chen: in std_logic; -- chip enable (if it is 0, the output will be undefined)
    SEFA_data: in std_logic_vector (SEFA_N-1 downto 0); -- data input
    SEFA_IR: out std_logic_vector(SEFA_N-1 downto 0);
}
         end SEFA_IR_REGISTER;
       □ architecture arch of SEFA_IR_REGISTER is
       □begin
             end arch;
```

This is the register that will hold the instruction, that is with opcode for BEQ, BNE, J and its associated components, such as RS, RT, and or IMM. This component utilizes SEFA REGISTER N.

#### SEFA\_RS\_REGISTER

This is the register that holds the RS value of I Type format. This is for BEQ and BNE MIPS instructions. This component utilizes SEFA\_REGISTER\_N.

## SEFA\_RT\_REGISTER

This is the register that holds the RT value of I Type format. This is for BEQ and BNE MIPS instructions. This component utilizes SEFA REGISTER N.

## SEFA\_IMM16\_REGISTER

```
| library Tites; | use Interest Std.logic.li64.all; | use work.SFA.BANKCHING.PACKAGE.all; | use work.SFA.BAN
```

This is the register that holds the 16 bit immediate value of I Type format. This is for BEQ and BNE MIPS instructions. This component utilizes SEFA\_REGISTER\_N.

## SEFA\_IMM26\_REGISTER

This is the register that holds the 16 bit immediate value. This is for J (Jump) MIPS instructions. This component utilizes SEFA\_REGISTER\_N.

## SEFA\_PC\_REGISTER

This is the register that holds the address of the next instruction to execute, We pre-initialize this value. For this lab, we are focused on obtaining the PC after the execution of BNE, BEQ, J and this we must use this value to verify the new (which would be updated in the future). This component utilizes SEFA\_REGISTER\_N.

## SEFA\_IR\_REGISTER\_DRIVER

```
| Ilbrary IEEE; | Use work. SEFA_BRANKHING_PACKAGE.all; | Use work. SEFA_BRANKHING.all; | Use work. SEFA_BRANKHING.all
```

This file is known as the IR driverIt takes in the Instruction Register value and pulls out the different components such as OPCODE, RS address, RT address, and IMM value(s).

SEFA\_INSTRUCTION\_MEMORY

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
37
38
39
40
       LIBRARY altera_mf;
41
       USE altera_mf.altera_mf_components.all;
42
43
     □ ENTITY SEFA_INSTRUCTION_MEMORY IS
44
           PORT
45
     (
46
               address
                              : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
47
                          : IN STD_LOGIC := '1
               clock
                          : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
48
               data
49
               wren
                          : IN STD_LOGIC ;
50
                       : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
51
52
       END SEFA_INSTRUCTION_MEMORY;
53
54
55
     □ ARCHITECTURE SYN OF sefa_instruction_memory IS
56
           SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
57
58
59
     BEGIN
60
                  <= sub_wire0(31 DOWNTO 0);
61
62
           altsyncram_component : altsyncram
63
     GENERIC MAP
               clock_enable_input_a => "BYPASS"
64
               clock_enable_input_a => "BYPASS",
clock_enable_output_a => "BYPASS",
init_file => "SEFA_INSTRUCTION_MEMORY.mif",
intended_device_family => "cyclone v",
65
66
67
               lpm_hint => "ENABLE_RUNTIME_MOD=NO",
lpm_type => "altsyncram",
68
69
70
               numwords_a => 32,
               operation_mode => "SINGLE_PORT",
71
               outdata_aclr_a => "NONE",
outdata_reg_a => "UNREGISTERED"
72
73
               power_up_uninitialized => "FALSE",
ram_block_type => "M10K",
74
75
76
               read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
77
               widthad_a => 5,
78
               width_a \Rightarrow 32,
79
               width_byteena_a => 1
80
           PORT MAP (
81
     ፅ
82
               address_a => address,
83
               clock0 => clock,
               data_a => data,
84
85
               wren_a => wren,
86
               q_a => sub_wire0
87
88
```

This is the RAM file which we use to access the values of RS, RT, and PC from. It was made for the convenience of updating and pulling values. Our registers, from the register file, will use this to get and load the value into registers. This component was built using the Midterm Lab.

## SEFA\_REGISTER\_MEMORY\_FILE

```
library IEEE;
use IEEE.std_logic_1164.all;
use work.SEFA_BRANCHING_PACKAGE.all;
                  -- SEFA REGISTER MEMORY FILE
   SEFA_clk: IN STD_LOGIC;
SEFA_RS_REGISTER_ADDRESS: IN STD_LOGIC_VECTOR(4 DOWNTO 0);
SEFA_RT_REGISTER_ADDRESS: IN STD_LOGIC_VECTOR(4 DOWNTO 0);
SEFA_IMM16_REGISTER_VALUE: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
SEFA_IMM26_REGISTER_VALUE: IN STD_LOGIC_VECTOR(25 DOWNTO 0);
SEFA_RS_VALUE: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_RT_VALUE: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_IMM16_VALUE: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_IMM16_VALUE: OUT STD_LOGIC_VECTOR(25 DOWNTO 0);
SEFA_IMM26_VALUE: OUT STD_LOGIC_VECTOR(25 DOWNTO 0);
SEFA_CURRENT_PC_VALUE: OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
                end Sefa_REGISTER_MEMORY_FILE;
              □ ARCHITECTURE arch OF SEFA_REGISTER_MEMORY_FILE IS
                 SIGNAL SEFA_RS_MEMORY_OUTPUT_VALUE : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL SEFA_RT_MEMORY_OUTPUT_VALUE : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL SEFA_CURRENT_PC_MEMORY_OUTPUT_VALUE : STD_LOGIC_VECTOR(31 DOWNTO 0);
-- SIGNAL SEFA_RS_REGISTER_OUTPUT_VALUE : STD_LOGIC_VECTOR(31 DOWNTO 0);
-- SIGNAL SEFA_RT_REGISTER_OUTPUT_VALUE : STD_LOGIC_VECTOR(31 DOWNTO 0);
-- SIGNAL SEFA_CURRENT_PC_REGISTER_OUTPUT_VALUE : STD_LOGIC_VECTOR(31 DOWNTO 0);
                         GET_PC_VALUE_FROM_MEMORY: SEFA_INSTRUCTION_MEMORY PORT MAP (
   address => "00000", -- THE PC IS default address HERE! MUST BE CONSISTENT ON ALL FILES THAT PULL IT OR NEED THE ADDRESS.
   clock => SEFA_CIk,
   data => "0000000000000000000000000000000", -- arbitrary because we are reading
                                 a => SEFA CURRENT PC MEMORY OUTPUT VALUE
                         GET_RS_VALUE_FROM_MEMORY: SEFA_INSTRUCTION_MEMORY PORT MAP (
   address => SEFA_RS_REGISTER_ADDRESS,
   clock => SEFA_Clk,
   data => "000000000000000000000000000000000", -- NOTE THIS IS ANY ARBITRARY DATA BECAUSE WE AREN'T WRITING TO IT. ONLY READING RS!
                                wren => '0',
q => SEFA_RS_MEMORY_OUTPUT_VALUE
                               T_AND_GET_PC_VALUE_IN_REGISTER : SEFA_PC_REGISTER port map (
SEFA_clk => SEFA_clk,
SEFA_wren => '1',
SEFA_chen => '1',
SEFA_chen => 1',
SEFA_chen => SEFA_CURRENT_PC_MEMORY_OUTPUT_VALUE,
SEFA_DTA => SEFA_CURRENT_PC_VALUE
                      SET_AND_GET_RS_VALUE_IN_REGISTER : SEFA_RS_REGISTER port map (
SEFA_Clk => SEFA_Clk,
SEFA_wren => '1',
SEFA_rden => '1',
SEFA_chen => '1',
SEFA_chen => '1',
SEFA_Chata => SEFA_RS_MEMORY_OUTPUT_VALUE,
SEFA_RS=> SEFA_RS_VALUE
):
                      SET_AND_GET_RT_VALUE_IN_REGISTER : SEFA_RT_REGISTER port map (
SEFA_clk => SEFA_clk,
SEFA_wren => '1',
SEFA_rden => '1',
SEFA_chen => '1',
             ė
                                SEFA_data => SEFA_RT_MEMORY_OUTPUT_VALUE,
SEFA_RT=> SEFA_RT_VALUE
                                SET_AND_GET_IMM26_VALUE_IN_REGISTER : SEFA_IMM26_REGISTER port map (
SEFA_Clk => SEFA_Clk,
SEFA_wren => '1',
SEFA_rden => '1',
SEFA_chen => '1',
SEFA_Chen => '1',
SEFA_Chen => SEFA_IMM26_REGISTER_VALUE,
SEFA_IMM26=> SEFA_IMM26_VALUE
```

This file is what is known as the registers file component. It takes RS address, RT address, and it gets the values from RAM (utilizing the Midterm Lab). The values from RAM are then loaded onto the respective registers, which we then use for the rest of the lab. RAM is already defaulted to addresses for RS, RT, and PC which we will see in the testbench.

## SEFA\_Comparator\_N

This is a 32 bit comparator for the RS and RT values used in BEQ and BNE. It will evaluate if all the bits in RS = RT.

SEFA\_LPM\_ADD\_SUB

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
38
39
40
       LIBRARY 1pm;
41
       USE lpm.all;
42
     ENTITY SEFA_LPM_ADD_SUB IS
43
44
          PORT
45
           (
     46
                                  : IN STD_LOGIC ;
              SEFA_add_sub
47
              SEFA_dataa
                               : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
48
              SEFA_datab
                               : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
              SEFA_overflow
                               : OUT STD_LOGIC ;
49
50
                              : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
              SEFA_result
51
52
       END SEFA_LPM_ADD_SUB;
53
54
55
     □ARCHITECTURE SYN OF sefa_lpm_add_sub IS
56
57
          SIGNAL sub_wire0 : STD_LOGIC;
SIGNAL sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
58
59
60
61
62
          COMPONENT 1pm_add_sub
     GENERIC (
lpm_direction
63
     64
                                 : STRING;
                          : STRING;
65
              lpm_hint
66
              lpm_representation
                                          : STRING;
67
              lpm_type
                           : STRING;
                               : NATURAL
68
              lpm_width
69
     占
          PORT (
70
71
                 add_sub : IN STD_LOGIC ;
72
                 dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
73
                 datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
                 overflow : OUT STD_LOGIC ;
result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
74
75
76
77
          );
END COMPONENT;
78
79
       BEGIN
          SEFA_overflow
80
                             <= sub_wire0;
                            <= sub_wire1(31 DOWNTO 0);
81
          SEFA_result
82
83
          LPM_ADD_SUB_component : LPM_ADD_SUB
          GENERIC MAP (
84
     ፅ
              lpm_direction => "UNUSED",
lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
lpm_representation => "SIGNED",
85
86
87
              lpm_type => "LPM_ADD_SUB",
lpm_width => 22
88
```

This is the LPM ADD SUB that we have used in previous labs. It is used to add PC+4 or PC+4+IMM

## SEFA\_PC\_PLUS\_4

```
| Tibrary IEEE;
use IEEE.std_logic_1164.all;
        use work.SEFA_BRANCHING_PACKAGE.all;
     □-- The purpose of this component is to be the adder that handles the condition when
 6
7
8
9
       -- we continue to the direct next address (ie +4).
      □ENTITY SEFA_PC_PLUS_4 IS
10
                SEFA_PC_OLD : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_PC_NEW : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
11
12
13
14
15
        END SEFA_PC_PLUS_4;
16
17
18
19
20
21
22
23
24
25
26
27
      □ARCHITECTURE arch OF SEFA_PC_PLUS_4 IS
            SIGNAL OVERFLOW: STD_LOGIC; -- Setting an overflow singal just because it is one of the outputs. -- However, there is no current need for it.
      BEGIN
            ADD4: SEFA_LPM_ADD_SUB_PORT_MAP (
                                 SEFA_add_sub =>
                                 SEFA_dataa => SEFA_PC_OLD,
SEFA_datab => X"00000004",
                                 SEFA_datab => X"00000004", -- NOTE THAT WE HARD CODE TO GO TO NEXT INSTRUCTION!
SEFA_overflow => OVERFLOW,
SEFA_overflow => OVERFLOW,
28
29
30
                                 SEFA_result => SEFA_PC_NEW
31
32
33
        END arch;
```

This component adds four to the current PC value. It uses the LPM adder/subtractor.

## SEFA\_SIGN\_EXTEND\_IMM\_16\_TO\_32

```
library IEEE;
use IEEE.std_logic_1164.all;
       use work.SEFA_BRANCHING_PACKAGE.all;
 6
7
       -- THE PURPOSE OF THIS COMPONENT IS TO SIGN EXTENDED IMMEDIATE FIELD FROM 16 BITS TO 32 BITS
 8
     ENTITY SEFA_SIGN_EXTEND_IMM_16_TO_32 IS
10
              SEFA_IMM16 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
12
              SEFA_IMM32 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
13
14
      END SEFA_SIGN_EXTEND_IMM_16_TO_32;
15
16
17
     ☐ ARCHITECTURE arch OF SEFA_SIGN_EXTEND_IMM_16_TO_32 IS
18
          SEFA_IMM32 <= "0000000000000000000000" & SEFA_IMM16 WHEN SEFA_IMM16(15) = '0' ELSE "11111111111111111" & SEFA_IMM16;
19
20
21
      END arch;
```

This component sign extends the 16 bit immediate to 32 bit immediate depending on the MSB of the 16 bit. If MSB = 1, concat 16 1's the front. If MSB = 0, concat 16 0's to the front.

## SEFA\_SIGN\_EXTEND\_IMM\_26\_TO\_32

```
1 2 3
       library IEEE;
use IEEE.std_logic_1164.all;
       use work.SEFA_BRANCHING_PACKAGE.all;
       -- THE PURPOSE OF THIS COMPONENT IS TO SIGN EXTENDED IMMEDIATE FIELD FROM 26 BITS TO 32 BITS
 8
      □ENTITY SEFA_SIGN_EXTEND_IMM_26_TO_32 IS
10
      □PORT (
               SEFA_IMM26 : IN STD_LOGIC_VECTOR(25 DOWNTO 0);
SEFA_IMM32 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
11
12
       END SEFA_SIGN_EXTEND_IMM_26_TO_32;
16
      ☐ ARCHITECTURE arch OF SEFA_SIGN_EXTEND_IMM_26_TO_32 IS
17
      □BEGIN
18
19
           SEFA_IMM32 <= "000000" & SEFA_IMM26 WHEN SEFA_IMM26(25) = '0' ELSE "1111111" & SEFA_IMM26;
20
21
22
       END arch;
```

This component sign extends the 26 bit immediate to 32 bit immediate depending on the MSB of the 26 bit. If MSB = 1, concat 26 1's the front. If MSB = 0, concat 26 0's to the front.

## SEFA\_BRANCHING\_SIGN\_EXTENDED

This component is used to choose which Sign extended value to compute, that is 16 bit for BNE or BEQ or 26 bit for J MIPS instruction. This is done using a MUX and the opcode.

## SEFA\_PC\_PLUS\_IMMEDIATE\_PLUS\_4

```
1
2
3
        library IEEE;
use IEEE.std_logic_1164.all;
        use work.SEFA_BRANCHING_PACKAGE.all;
 5
6
7
8
      □-- The purpose of this component is to be the adder that handles the condition when
      -- we continue to the direct next address (ie +4).
10
      ENTITY SEFA_PC_PLUS_IMMEDIATE_PLUS_4 IS
           PORT(
11
               SEFA_PC_PLUS_4 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_SIGN_EXTENDED_IMM : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_PC_NEW : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
30
31
       END SEFA_PC_PLUS_IMMEDIATE_PLUS_4;
      ☐ARCHITECTURE arch OF SEFA_PC_PLUS_IMMEDIATE_PLUS_4 IS
       SIGNAL OVERFLOW: STD_LOGIC; -- Just a -- signal that we might to fill all variables with .
      □ BEGIN
           SEFA_dataa => SEFA_PC_PLUS_4,
                       SEFA_datab => SEFA_SIGN_EXTENDED_IMM,
                       SEFA_overflow => OVERFLOW,
                       SEFA_result => SEFA_PC_NEW
32
      LEND arch;
33
```

This component adds the immediate value, which was previously chosen to PC\_PLUS\_4. Note the PC\_PLUS\_4 was already computed via its own component.

## SEFA\_Branching\_MUX

```
| library IEEE;
use IEEE.std_logic_1164.all;
           use work. SEFA_BRANCHING_PACKAGE. all;
        □-- The purpose of this component is to select between PC+4 or PC+SignExtended(Imm16)+4 OR PC+SIGNEXTENDED(IMM26)+4

-- It must call the appropriate components that perform the addtion.
            -- note putting this on pause. as this can be done directly in one file.
11
        □-- NOTE, HERE WE HANDLE THE PC INCREMENTING LOGIC BASED ON
-- OPCODE AND RS, RT COMPARISON (FOR BEQ AND BNE)
-- OPCODE: 00100 = BRQ
-- OPCODE: 01101 = J
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
37
38
        □ENTITY SEFA_Branching_MUX IS
                       RT(
SEFA_OPCODE : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
SEFA_PC_Plus_4 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_PC_IMM_Plus_4 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_PC_SELECTOR : IN STD_LOGIC;
SEFA_PC_NEW : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
          END SEFA_Branching_MUX;
         □ARCHITECTURE arch OF SEFA_Branching_MUX IS
                 SEFA_PC_NEW <= SEFA_PC_IMM_Plus_4 WHEN
                                                               IMM_P|US_4 WHEN
(SEFA_OPCODE = "1111111" -- J
OR (SEFA_PC_SELECTOR = '1' AND SEFA_OPCODE
OR (SEFA_PC_SELECTOR = '0' AND SEFA_OPCODE =
                                                                                                                      AND SEFA_OPCODE = "000000" ) -
ND SEFA_OPCODE = "001100") -- BNE
                                                    ELSE SÉFA_PC_Plus_4;
```

This component selects which PC value to take, via a behavioral multiplexer. It uses the PC cond value (for BNE and BEQ) as well as the OPCODE value to decide if we compute PC+4 or PC+IMM+4.

## SEFA\_SHIFT\_LEFT\_2

```
LIBRARY IEEE;
      USE IEEE STD_LOGIC_1164 ALL;
 3
      USE work.SEFA_BRANCHING_PACKAGE.ALL;
 4
 5
     □ENTITY SEFA_SHIFT_LEFT_2 IS
     PORT
 6
 7
     ᆸ(
         PC_INPUT : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
 8
 9
         PC_OUTPUT : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
      -);
10
11
      END SEFA_SHIFT_LEFT_2;
12
13
     ☐ ARCHITECTURE ARCH OF SEFA_SHIFT_LEFT_2 IS
14
     ■ BEGIN
15
         PC_OUTPUT <= PC_INPUT(29 DOWNTO 0) & "00";
16
      END ARCH;
17
```

This component shifts the new PC value by 2 bits, as described in the diagram. This is done by adding two 00 bits to the end of the 29-0 bits of the computed PC value.

### SEFA\_NAL

```
library IEEE;
use IEEE.std_logic_1164.all;
use work.SEFA_BRANCHING_PACKAGE.all;
         -- NOTE THIS FILE ESSENTIALLY REPLACES THE MUX
-- THIS IS BECAUSE WE WANT TO SIMPLEY THE LOGIC OF COMPUTING TEH ADDRESSES
-- IE COMPUTE BASED ON CONDITION, NOT COMPUTE AND THEN SELECT THE GIVEN RESULT.
-- THIS IS SIMILAR TO THE ORIGINAL ERROR MADE IN LABI BUT THEN YOU CORRECTED IT.
-- IT WILL REQUIRE A IF-ELSE (WITH PROCESS)
-- had to go select result. Compute on condition does not seem to be working for me. Maybe im misunderstanding what can go in if...
         □ENTITY SEFA_NAL IS □PORT(
                         SEFA_OPCODE: IN STD_LOGIC_VECTOR(5 DOWNTO 0);
SEFA_PC_COND: IN STD_LOGIC;
SEFA_PC_OLD: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_TMM16: IN STD_LOGIC_VECTOR(15 DOWNTO 0); -- NOTE THIS IS 16 BITS AND WE NEED TO SIGN EXTEND!
SEFA_IMM26: IN STD_LOGIC_VECTOR(25 DOWNTO 0); -- NOTE THIS IS 26 BITS AND WE NEED TO SIGN EXTEND!
SEFA_UPDATED_PC: OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
           -);
END SEFA_NAL;
          □ ARCHITECTURE arch OF SEFA_NAL IS
                   -- VARIBALES TO HOLD THE EXTENDED VALUES.
SIGNAL SIGNED_16_to_32_EXTENDED_IMM: STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL SIGNED_26_to_32_EXTENDED_IMM: STD_LOGIC_VECTOR(31 DOWNTO 0);
                   SIGNAL SIGNED_32_EXTENDED_IMM : STD_LOGIC_VECTOR(31 DOWNTO 0); -- THE RESULT CHOSEN BY THE CONDITIONS
                   SIGNAL PC_PLUS_4 : STD_LOGIC_VECTOR(31 DOWNTO 0); -- NOTE THIS IS NEEDED FOR EITHER MODULE, SO ITS COMPUTED IN THE BEGINNING SIGNAL PC_PLUS_IMM_4 : STD_LOGIC_VECTOR(31 DOWNTO 0); SIGNAL SEA_BRANCHED_PC : STD_LOGIC_VECTOR(31 DOWNTO 0);
         ⊟BEGIN
                  467
488
499
551
552
553
555
559
661
663
664
666
667
771
772
773
                 EXTEND_IMM_16_TO_32: SEFA_SIGN_EXTEND_IMM_16_TO_32 PORT MAP ( SEFA_IMM16 => SEFA_IMM16, SEFA_IMM32 => SIGNED_16_tO_32_EXTENDED_IMM); EXTEND_IMM_26_TO_32: SEFA_SIGN_EXTEND_IMM_26_TO_32 PORT MAP ( SEFA_IMM26 => SEFA_IMM26, SEFA_IMM32 => SIGNED_26_tO_32_EXTENDED_IMM);
                CHOSE_EXTENDED_IMM : SEFA_BRANCHING_SIGNED_EXTENDED PORT MAP (SEFA_DPCODE => SEFA_OPCODE, SEFA_SIGNED_16_to_32_EXTENDED_IMM => SIGNED_16_to_32_EXTENDED_IMM, SEFA_SIGNED_26_to_32_EXTENDED_IMM => SIGNED_26_to_32_EXTENDED_IMM, SEFA_SIGNED_32_EXTENDED_IMM => SIGNED_32_EXTENDED_IMM
                 B: SEFA_PC_PLUS_IMMEDIATE_PLUS_4 PORT MAP (SEFA_PC_PLUS_4 => PC_PLUS_4, SEFA_SIGN_EXTENDED_IMM => SIGNED_32_EXTENDED_IMM, SEFA_PC_NEW => PC_PLUS_IMM_4
             -- PROCESS (SEFA_PC_COND)
-- BEGIN
                  -- HANDLE JUMPING VIA IMMEDIATE

IF (SEFA_PC_NEW_OUT <= PC_PLUS_IMM_4;

ELSE -- CONTINUE TO NEXT ADDRESS (+4)

EFFA_PC_NEW_OUT <= PC_PLUS_4;

END IF;
               C: SEFA_Branching_MUX PORT MAP ( SEFA_OPCODE => SEFA_OPCODE, SEFA_PC_Plus_4 => PC_PLUS_4, SEFA_PC_IMM_Plus_4 => PC_PLUS_IMM_4, SEFA_PC_SELECTOR => SEF. SL2: SEFA_SHIFT_LEFT_2 PORT MAP (PC_IMPUT => SEFA_BRANCHED_PC, PC_OUTPUT => SEFA_UPDATED_PC);
```

This is the NAL component which extends the immediate values, computes the respective PC additions, calles the 2-1 MUX to handle which PC value is accepted, and shifts left two the PC value.

SEFA\_COMPUTE\_NAL\_FROM\_IR\_VALUE

```
■ENTITY SEFA_COMPUTE_NAL_FROM_IR_VAL IS
     □ PORT(
 9
            SEFA_OPCODE : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
10
            SEFA_RS_VALUE : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
11
            SEFA_RT_VALUE : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
12
13
           SEFA_PC_VALUE : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_IMM16_VAL : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
SEFA_IMM26_VAL : IN STD_LOGIC_VECTOR(25 DOWNTO 0);
14
15
            SEFA_UPDATED_PC : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
16
17
18
       END SEFA_COMPUTE_NAL_FROM_IR_VAL;
19
20
21
22
23
     ☐ARCHITECTURE arch OF SEFA_COMPUTE_NAL_FROM_IR_VAL IS
       -- comparator value
24
25
26
27
28
29
          SIGNAL SEFA_PC_COND : STD_LOGIC;
       -- TO GET RESULT SO WE CAN STORE INTO RAM.
          SIGNAL PC_UPDATED : STD_LOGIC_VECTOR(31 DOWNTO 0);
     ■ BEGIN
30
31
32
           -- AFTER GETTING RS AND RT, COMPARE THEIR VALUES TO SET CONDITION
33
34
          COMPUTE_RS_RT_COMPARE : SEFA_Comparator_N PORT MAP (
              SEFA_INO => SEFA_RS_VALUE,
35
36
37
          SEFA_IN1 => SEFA_RT_VALUE,
              SEFA_OUT => SEFA_PC_COND
38
39
40
          );
41
42
43
           -- ^ THIS WONT MATTER FOR JUMP!
44
45
           -- USING CONDITION AND PC, UPDATE THE NEW PC.
          COMPUTE_NAL : SEFA_NAL PORT MAP (
46
     ڧ
47
              SEFA_OPCODE => SEFA_OPCODE,
48
              SEFA_PC_COND => SEFA_PC_COND,
49
              SEFA_PC_OLD => SEFA_PC_VALUE,
50
              SEFA_IMM16 => SEFA_IMM16_VAL,
51
52
              SEFA_IMM26 => SEFA_IMM26_VAL,
              SEFA_UPDATED_PC => SEFA_UPDATED_PC
53
           );
54
       END arch;
```

This file is a controller for NAL. It calls the comparator to get the PC condition (used for BEQ and BNE). It then passes in the PC condition value into SEFA\_NAL which handles the NAL logic.

# SEFA\_MAIN

```
library IEEE;
use IEEE.std_logic_1164.all;
  2
  3
           use work.SEFA_BRANCHING_PACKAGE.all;
  4
           -- THIS IS THE MAIN DRIVER FILE.
        □ENTITY SEFA_MAIN IS
        □PORT (
                       SEFA_IR_REGISTER_VALUE : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
10
                       SEFA_clk : in std_logic;
11
                       SEFA_UPDATED_PC : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
          -);
END SEFA_MAIN;
12
13
14
15
16
        □ ARCHITECTURE arch OF SEFA_MAIN IS
17
18
19
20
                SIGNAL SEFA_OPCODE : STD_LOGIC_VECTOR(5 DOWNTO 0);
SIGNAL SEFA_RS_REGISTER_ADDRESS : STD_LOGIC_VECTOR(4 DOWNTO 0);
SIGNAL SEFA_RT_REGISTER_ADDRESS : STD_LOGIC_VECTOR(4 DOWNTO 0);
SIGNAL SEFA_IMMEDIATE16_VALUE_REGISTER : STD_LOGIC_VECTOR(15 DOWNTO 0); --BEQ BNE
SIGNAL SEFA_IMMEDIATE26_VALUE_REGISTER : STD_LOGIC_VECTOR(25 DOWNTO 0); -- JUMP
SIGNAL SEFA_IMMEDIATE16_VALUE : STD_LOGIC_VECTOR(15 DOWNTO 0); --BEQ BNE
SIGNAL SEFA_IMMEDIATE26_VALUE : STD_LOGIC_VECTOR(25 DOWNTO 0); -- JUMP
SIGNAL SEFA_IMMEDIATE26_VALUE : STD_LOGIC_VECTOR(25 DOWNTO 0);
SIGNAL SEFA_RS_VALUE : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL SEFA_CURRENT_PC_VALUE : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL SEFA_UPDATED_PC_VALUE : STD_LOGIC_VECTOR(31 DOWNTO 0);
21
22
23
24
25
26
27
28
29
30
        BEGIN
31
        ᆸ
                 GET_IR_VALUES: SEFA_IR_REGISTER_DRIVER PORT MAP (
32
33
                       SEFA_clk => SEFA_clk,
                       SEFA_IR_REGISTER_VALUE => SEFA_IR_REGISTER_VALUE,
34
35
                       SEFA_OPCODE => SEFA_OPCODE,
                       SEFA_RS_REGISTER_ADDRESS => SEFA_RS_REGISTER_ADDRESS,
36
37
                       SEFA_RT_REGISTER_ADDRESS => SEFA_RT_REGISTER_ADDRESS,
38
                       SEFA_IMMEDIATE16_VALUE => SEFA_IMMEDIATE16_VALUE,
                       SEFA_IMMEDIATE26_VALUE => SEFA_IMMEDIATE26_VALUE
39
40
41
```

```
42
43
44
45
           GET_RS_RT_PC_VALUES: SEFA_REGISTER_MEMORY_FILE PORT MAP (
              SEFA_clk => SEFA_clk,
              SEFA_RS_REGISTER_ADDRESS => SEFA_RS_REGISTER_ADDRESS,
              SEFA_RT_REGISTER_ADDRESS => SEFA_RT_REGISTER_ADDRESS,
46
              SEFA_IMM16_REGISTER_VALUE => SEFA_IMMEDIATE16_VALUE,
47
              SEFA_IMM26_REGISTER_VALUE => SEFA_IMMEDIATE26_VALUE,
48
49
              SEFA_RS_VALUE => SEFA_RS_VALUE,
              SEFA_RT_VALUE => SEFA_RT_VALUE,
50
51
52
53
54
55
56
57
58
59
60
61
62
63
              SEFA_IMM16_VALUE => SEFA_IMMEDIATE16_VALUE_REGISTER,
              SEFA_IMM26_VALUE => SEFA_IMMEDIATE26_VALUE_REGISTER,
              SEFA_CURRENT_PC_VALUE => SEFA_CURRENT_PC_VALUE
          );
     NAL_CONTROLLER_AND_CONDITION: SEFA_COMPUTE_NAL_FROM_IR_VAL PORT MAP (
              SEFA_OPCODE => SEFA_OPCODE
              SEFA_RS_VALUE => SEFA_RS_VALUE,
              SEFA_RT_VALUE => SEFA_RT_VALUE,
SEFA_PC_VALUE => SEFA_CURRENT_PC_VALUE,
              SEFA_IMM16_VAL => SEFA_IMMEDIATE16_VALUE_REGISTER,
64
65
66
67
68
69
70
71
72
73
74
75
77
              SEFA_IMM26_VAL => SEFA_IMMEDIATE26_VALUE_REGISTER,
              SEFA_UPDATED_PC => SEFA_UPDATED_PC_VALUE
          );
           SEFA_UPDATED_PC <= SEFA_UPDATED_PC_VALUE;
       END arch;
```

This component is the main controller for the project. It takes in the IR value, and the clock, and calls the respective components to compute the new PC value.

It calls the SEFA\_IR\_REGISTER\_VALUE component to split apart the IR into its respective fields; It calls the SEFA\_REGISTER\_MEMORY\_FILE to handle getting RS, RT, IMM, and PC from RAM (if applicable) and into Registers; It calls SEFA\_COMPUTE\_NAL\_FROM\_IR\_VALUE which hands all of the NAL logic as well as comparator logic.

# SEFA\_BRANCHING\_PACKAGE

```
Nibrary IEEE;
 2
       use IEEE std_logic_1164 all;
 3
 4
     PACKAGE SEFA_BRANCHING_PACKAGE IS
 5
 6
7
     COMPONENT SEFA_Register_N_VHDL is
 8
           generic (SEFA_N: integer := 32);
 9
           port (
     10
               SEFA_clk: in std_logic;
SEFA_wren: in std_logic;
11
12
               SEFA_rden: in std_logic;
               SEFA_chen: in std_logic;
13
14
               SEFA_data: in std_logic_vector (SEFA_N-1 downto 0);
15
               SEFA_q: out std_logic_vector(SEFA_N-1 downto 0)
16
17
       end COMPONENT SEFA_Register_N_VHDL;
18
19
     COMPONENT SEFA_RS_REGISTER IS
20
           generic (SEFA_N: integer := 32);
21
     port(
22
           SEFA_clk: in std_logic;
23
               SEFA_wren: in std_logic;
SEFA_rden: in std_logic;
24
25
               SEFA_chen: in std_logic;
               SEFA_data: in std_logic_vector (SEFA_N-1 downto 0);
26
27
               SEFA_RS: out std_logic_vector(SEFA_N-1 downto 0)
28
               );
29
       end COMPONENT SEFA_RS_REGISTER;
30
31
     COMPONENT SEFA_RT_REGISTER IS
32
           generic (SEFA_N: integer := 32);
33
     ፅ
34
           SEFA_clk: in std_logic;
              SEFA_wren: in std_logic;

SEFA_rden: in std_logic;

SEFA_chen: in std_logic;

SEFA_data: in std_logic_vector (SEFA_N-1 downto 0);

SEFA_data: in std_logic_vector(SEFA_N-1 downto 0);
35
36
37
38
39
               SEFA_RT: out std_logic_vector(SEFA_N-1 downto 0)
40
41
       end COMPONENT SEFA_RT_REGISTER;
```

```
COMPONENT SEFA_LPM_ADD_SUB IS
 96
             PORT
 97
             (
       98
                                        : IN STD_LOGIC ;
                 SEFA_add_sub
                                  : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
                 SEFA_dataa
 99
100
                 SEFA_datab
                 SEFA_datap : OUT STD_LOGIC ;
SEFA_result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
101
102
             );
103
104
         END COMPONENT SEFA_LPM_ADD_SUB;
105
106
       COMPONENT SEFA_PC_PLUS_IMMEDIATE_PLUS_4 IS
107
108
             PORT(
109
                 SEFA_PC_PLUS_4 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
                 SEFA_SIGN_EXTENDED_IMM : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_PC_NEW : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
110
111
112
113
         END COMPONENT SEFA_PC_PLUS_IMMEDIATE_PLUS_4;
114
115
116
       COMPONENT SEFA_PC_PLUS_4 IS
117
             PORT(
       SEFA_PC_OLD : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_PC_NEW : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
118
119
120
         END COMPONENT SEFA_PC_PLUS_4;
121
122
123
124
       COMPONENT SEFA_Comparator_N IS
125
             GENERIC(SEFA_N : INTEGER := 32);
126
             PORT(
       ڧ
127
                     SEFA_INO, SEFA_IN1 : IN STD_LOGIC_VECTOR(SEFA_N-1 DOWNTO 0);
128
                     SEFA_OUT : OUT STD_LOGIC
129
         end COMPONENT SEFA_Comparator_N;
130
131
132
133
       COMPONENT SEFA_IR_REGISTER_DRIVER IS
       ⊟PORT (
134
             SEFA_clk: in std_logic;
135
136
                 SEFA_IR_REGISTER_VALUE : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
              SEFA_OPCODE : OUT STD_LOGIC_VECTOR(5 DOWNTO 0);
SEFA_RS_REGISTER_ADDRESS : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
SEFA_RT_REGISTER_ADDRESS : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
137
138
139
              SEFA_IMMEDIATE16_VALUE : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
SEFA_IMMEDIATE26_VALUE : OUT STD_LOGIC_VECTOR(25 DOWNTO 0)
140
141
         -);
142
143
         END COMPONENT SEFA_IR_REGISTER_DRIVER;
```

```
□COMPONENT SEFA_NAL IS
□PORT(
146
147
148
149
150
151
152
153
155
156
157
158
159
160
161
162
163
164
165
166
167
                                SEFA_OPCODE : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
SEFA_PC_COND : IN STD_LOGIC;
SEFA_PC_OLD : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_IMM16 : IN STD_LOGIC_VECTOR(15 DOWNTO 0); -- NOTE THIS IS 16 BITS AND WE NEED TO SIGN EXTEND!
SEFA_IMM26 : IN STD_LOGIC_VECTOR(25 DOWNTO 0);
SEFA_UPDATED_PC : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
                 );END COMPONENT SEFA_NAL;
              COMPONENT SEFA_INSTRUCTION_MEMORY IS
                       PORT
(
              address : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
clock : IN STD_LOGIC := '1';
data : IN STD_LOGIC VECTOR (31 DOWNTO 0);
wren : IN STD_LOGIC;
q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
                                address
                                q
                end component sefa_instruction_memory;
 169
170
171
172
173
174
175
176
177
178
179
180
               COMPONENT SEFA_COMPUTE_NAL_FROM_IR_VAL IS
              □ PORT(
                       SEFA_OPCODE : IN STD_LOGIC_VECTOR(5 DOWNTO 0);

SEFA_RS_VALUE : IN STD_LOGIC_VECTOR(31 DOWNTO 0);

SEFA_RT_VALUE : IN STD_LOGIC_VECTOR(31 DOWNTO 0);

SEFA_PC_VALUE : IN STD_LOGIC_VECTOR(31 DOWNTO 0);

SEFA_IMM16_VAL : IN STD_LOGIC_VECTOR(15 DOWNTO 0);

SEFA_IMM26_VAL : IN STD_LOGIC_VECTOR(25 DOWNTO 0);

SEFA_UPDATED_PC : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
 181
182
                  END COMPONENT SEFA_COMPUTE_NAL_FROM_IR_VAL;
 183
184
  185
               COMPONENT SEFA_SIGN_EXTEND_IMM_16_TO_32 IS
              BPORT (

SEFA_IMM16 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);

SEFA_IMM32 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
 186
 187
188
               -);
END COMPONENT SEFA_SIGN_EXTEND_IMM_16_TO_32;
 189
```

```
44
     □COMPONENT SEFA_PC_REGISTER IS
45
           generic (SEFA_N: integer := 32);
     46
           port(
47
           SEFA_clk: in std_logic;
48
              SEFA_wren: in std_logic;
              SEFA_rden: in std_logic;
SEFA_chen: in std_logic;
SEFA_data: in std_logic_vector (SEFA_N-1 downto 0);
49
50
51
52
              SEFA_PC: out std_logic_vector(SEFA_N-1 downto 0)
53
       end COMPONENT SEFA_PC_REGISTER;
54
55
56
     COMPONENT SEFA_IMM16_REGISTER IS
57
           generic (SEFA_N: integer := 16);
58
           port(
     ڧ
           SEFA_clk: in std_logic;
    SEFA_wren: in std_logic;
59
60
61
              SEFA_rden: in std_logic;
62
              SEFA_chen: in std_logic;
63
              SEFA_data: in std_logic_vector (SEFA_N-1 downto 0);
64
              SEFA_IMM16: out std_logic_vector(SEFA_N-1 downto 0)
65
66
       end COMPONENT SEFA_IMM16_REGISTER;
67
68
     COMPONENT SEFA_IMM26_REGISTER IS
69
70
           generic (SEFA_N: integer := 26);
71
72
73
           SEFA_clk: in std_logic;
              SEFA_wren: in std_logic;
SEFA_rden: in std_logic;
74
75
              SEFA_chen: in std_logic;
              SEFA_data: in std_logic_vector (SEFA_N-1 downto 0);
76
77
78
              SEFA_IMM26: out std_Togic_vector(SEFA_N-1 downto 0)
       end COMPONENT SEFA_IMM26_REGISTER;
79
80
81
82
     COMPONENT SEFA_IR_REGISTER IS
83
           generic (SEFA_N: integer := 32);
           port(
84
     ᆸ
85
           SEFA_clk: in std_logic;
              SEFA_wren: in std_logic;

SEFA_rden: in std_logic;


SEFA_chen: in std_logic;

SEFA_data: in std_logic_vector (SEFA_N-1 downto 0);
86
87
88
89
90
              SEFA_IR: out std_logic_vector(SEFA_N-1 downto 0)
91
92
       end COMPONENT SEFA_IR_REGISTER;
93
```

```
192
        COMPONENT SEFA_SIGN_EXTEND_IMM_26_TO_32 IS
193
        □PORT (
194
                 SEFA_IMM26 : IN STD_LOGIC_VECTOR(25 DOWNTO 0);
SEFA_IMM32 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
195
196
197
          END COMPONENT SEFA_SIGN_EXTEND_IMM_26_TO_32;
198
199
200
201
        COMPONENT SEFA_SHIFT_LEFT_2 IS
        PORT
202
203
        ᆸ(
             PC_INPUT : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
204
205
             PC_OUTPUT : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
206
         END COMPONENT SEFA_SHIFT_LEFT_2;
207
208
209
210
211
        COMPONENT SEFA_BRANCHING_SIGNED_EXTENDED IS
212
        □ PORT(
213
214
                 SEFA_OPCODE : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
                 SEFA_SIGNED_16_to_32_EXTENDED_IMM : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_SIGNED_26_to_32_EXTENDED_IMM : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
215
216
217
                 SEFA_SIGNED_32_EXTENDED_IMM : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
218
219
          END COMPONENT SEFA_BRANCHING_SIGNED_EXTENDED;
220
221
222
223
        □COMPONENT SEFA_Branching_MUX IS
224
        PORT(
                 SEFA_OPCODE : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
SEFA_PC_Plus_4 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_PC_IMM_Plus_4 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_PC_SELECTOR : IN STD_LOGIC;
225
226
227
228
229
                 SEFA_PC_NEW : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
230
         END COMPONENT SEFA_Branching_MUX;
231
233
        COMPONENT SEFA_REGISTER_MEMORY_FILE IS
 234
235
        ᆸ(
236
                   SEFA_clk : IN STD_LOGIC;
                   SEFA_RS_REGISTER_ADDRESS : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
SEFA_RT_REGISTER_ADDRESS : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
SEFA_IMM16_REGISTER_VALUE : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
SEFA_IMM26_REGISTER_VALUE : IN STD_LOGIC_VECTOR(25 DOWNTO 0);
237
 238
239
240
                   SEFA_RS_VALUE : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
SEFA_RT_VALUE : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
241
242
 243
                   SEFA_IMM16_VALUE : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
244
                   SEFA_IMM26_VALUE : OUT STD_LOGIC_VECTOR(25 DOWNTO 0);
                   SEFA_CURRENT_PC_VALUE : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
 245
246
 247
248
           END COMPONENT SEFA_REGISTER_MEMORY_FILE;
249
250
251
        COMPONENT SEFA_MAIN IS
252
253
        □PORT (
                   SEFA_IR_REGISTER_VALUE : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
254
                   SEFA_clk : in std_logic;
255
                   SEFA_UPDATED_PC : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
 256
          END COMPONENT SEFA_MAIN;
257
258
259
 260
261
262
           END SEFA_BRANCHING_PACKAGE;
```

This is the project package file with all of the components.

## SEFA\_TEST\_MAIN




BEQ: IMM

J

wave - perault							
<b>≥</b> •	Msgs						
+	00110000011011	0011000001101	11000000000000000	1100			
/test_sefa_main/CLK	0						
→ /test_sefa_main/PC  →	80	X	16		32		80

**BNE: IMM** 



BEQ: PC + 4

This is the test bench file for the project. Here we can verify that the PC is indeed updated respectively. That is for BEQ, when the value of RS and RT is equal, PC+IMM+4 happens, else PC+4. For BNE, when RS does not equal RT PC+IMM+4 happens, else PC+4. For J, it is just PC+IMM+4.