5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**PCI Express® Base Specification Revision 5.0**

**Version 1.0**

22 May 2019

Copyright © 2002-2019[PCI-SIG](https://www.pcisig.com/) ®

PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. All other product names are trademarks, registered trademarks, or servicemarks of their respective owners.

Contact PCI-SIG Membership Services for questions about membership in the PCI-SIG or to obtain the latest revision of this specification. Contact PCI-SIG Technical Support for technical questions about this specification.

**DISCLAIMER**

PCI-SIG disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does PCI-SIG make a commitment to update the information contained herein.

This PCI Specification is provided “as is” without any warranties of any kind, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal,

specification, or sample. PCI-SIG disclaims all liability for infringement of proprietary rights, relating to use of

information in this specification. This document itself may not be modified in any way, including by removing the

copyright notice or references to PCI-SIG. No license, express or implied, by estoppel or otherwise, to any intellectual

property rights is granted herein. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. All other product names are trademarks, registered trademarks, or servicemarks of their respective owners.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table of Contents

[1.](#bookmark2)[Introduction 89](#bookmark3)

[1.1 A Third Generation I/O Interconnect 89](#bookmark5)

[1.2 PCI Express Link 90](#bookmark7)

[1.3 PCI Express Fabric Topology 92](#bookmark9)

[1.3.1](#bookmark11)[Root Complex 92](#bookmark12)

[1.3.2](#bookmark14)[Endpoints 93](#bookmark15)

[1.3.2.1 Legacy Endpoint Rules 93](#bookmark17)

[1.3.2.2 PCI Express Endpoint Rules 94](#bookmark19)

[1.3.2.3 Root Complex Integrated Endpoint Rules 94](#bookmark21)

[1.3.3](#bookmark23)[Switch 95](#bookmark24)

[1.3.4](#bookmark26)[Root Complex Event Collector 96](#bookmark27)

[1.3.5](#bookmark29)[PCI Express to PCI/PCI-X Bridge 96](#bookmark30)

[1.4 Hardware/Software Model for Discovery, Configuration and Operation 96](#bookmark32)

[1.5 PCI Express Layering Overview 97](#bookmark34)

[1.5.1](#bookmark36)[Transaction Layer 99](#bookmark37)

[1.5.2](#bookmark39)[Data Link Layer 99](#bookmark40)

[1.5.3](#bookmark42)[Physical Layer 99](#bookmark43)

[1.5.4](#bookmark45)[Layer Functions and Services 100](#bookmark46)

[1.5.4.1 Transaction Layer Services 100](#bookmark48)

[1.5.4.2 Data Link Layer Services 101](#bookmark49)

[1.5.4.3 Physical Layer Services 101](#bookmark50)

[1.5.4.4 Inter-Layer Interfaces 102](#bookmark51)

[1.5.4.4.1Transaction/Data Link Interface 102](#bookmark52)

[1.5.4.4.2Data Link/Physical Interface 102](#bookmark53)

[2.Transaction Layer Specification 103](#bookmark54)

[2.1 Transaction Layer Overview 103](#bookmark55)

[2.1.1Address Spaces, Transaction Types, and Usage 104](#bookmark56)

[2.1.1.1 Memory Transactions 104](#bookmark57)

[2.1.1.2 I/O Transactions 104](#bookmark58)

[2.1.1.3 Configuration Transactions 105](#bookmark59)

[2.1.1.4 Message Transactions 105](#bookmark60)

[2.1.2Packet Format Overview 105](#bookmark61)

[2.2 Transaction Layer Protocol - Packet Definition 107](#bookmark62)

[2.2.1Common Packet Header Fields 107](#bookmark63)

[2.2.2TLPs with Data Payloads - Rules 110](#bookmark64)

[2.2.3TLP Digest Rules 113](#bookmark65)

[2.2.4Routing and Addressing Rules 113](#bookmark66)

[2.2.4.1 Address-Based Routing Rules 113](#bookmark67)

[2.2.4.2 ID Based Routing Rules 115](#bookmark68)

[2.2.5First/Last DW Byte Enables Rules 117](#bookmark69)

[2.2.6Transaction Descriptor 119](#bookmark70)

[2.2.6.1 Overview 119](#bookmark71)

[2.2.6.2 Transaction Descriptor - Transaction ID Field 120](#bookmark72)

[2.2.6.3 Transaction Descriptor - Attributes Field 125](#bookmark73)

[2.2.6.4 Relaxed Ordering and ID-Based Ordering Attributes 126](#bookmark74)

[2.2.6.5 No Snoop Attribute 126](#bookmark75)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[2.2.6.6 Transaction Descriptor - Traffic Class Field 127](#bookmark76)

[2.2.7Memory, I/O, and Configuration Request Rules 127](#bookmark77)

[2.2.7.1 TPH Rules 131](#bookmark78)

[2.2.8Message Request Rules 133](#bookmark79)

[2.2.8.1 INTx Interrupt Signaling - Rules 135](#bookmark80)

[2.2.8.2 Power Management Messages 139](#bookmark81)

[2.2.8.3 Error Signaling Messages 140](#bookmark82)

[2.2.8.4 Locked Transactions Support 141](#bookmark83)

[2.2.8.5 Slot Power Limit Support 142](#bookmark84)

[2.2.8.6 Vendor\_Defined Messages 143](#bookmark85)

[2.2.8.6.1PCI-SIG-Defined VDMs 144](#bookmark86)

[2.2.8.6.2LN Messages 145](#bookmark87)

[2.2.8.6.3Device Readiness Status (DRS) Message 146](#bookmark88)

[2.2.8.6.4Function Readiness Status Message (FRS Message) 147](#bookmark89)

[2.2.8.6.5Hierarchy ID Message 148](#bookmark90)

[2.2.8.7 Ignored Messages 150](#bookmark91)

[2.2.8.8 Latency Tolerance Reporting (LTR) Message 150](#bookmark92)

[2.2.8.9 Optimized Buffer Flush/Fill (OBFF) Message 151](#bookmark93)

[2.2.8.10 Precision Time Measurement (PTM) Messages 152](#bookmark94)

[2.2.9Completion Rules 153](#bookmark95)

[2.2.10TLP Prefix Rules 156](#bookmark96)

[2.2.10.1 Local TLP Prefix Processing 157](#bookmark97)

[2.2.10.1.1Vendor Defined Local TLP Prefix 157](#bookmark98)

[2.2.10.2 End-End TLP Prefix Processing 157](#bookmark99)

[2.2.10.2.1Vendor Defined End-End TLP Prefix 159](#bookmark100)

[2.2.10.2.2Root Ports with End-End TLP Prefix Supported 159](#bookmark101)

[2.3 Handling of Received TLPs 160](#bookmark102)

[2.3.1Request Handling Rules 163](#bookmark103)

[2.3.1.1 Data Return for Read Requests 169](#bookmark104)

[2.3.2Completion Handling Rules 175](#bookmark105)

[2.4 Transaction Ordering 177](#bookmark106)

[2.4.1Transaction Ordering Rules 177](#bookmark107)

[2.4.2Update Ordering and Granularity Observed by a Read Transaction 181](#bookmark108)

[2.4.3Update Ordering and Granularity Provided by a Write Transaction 182](#bookmark109)

[2.5 Virtual Channel (VC) Mechanism 182](#bookmark110)

[2.5.1Virtual Channel Identification (VC ID) 184](#bookmark111)

[2.5.2TC to VC Mapping 185](#bookmark112)

[2.5.3VC and TC Rules 186](#bookmark113)

[2.6 Ordering and Receive Buffer Flow Control 187](#bookmark114)

[2.6.1Flow Control Rules 188](#bookmark115)

[2.6.1.1 FC Information Tracked by Transmitter 192](#bookmark116)

[2.6.1.2 FC Information Tracked by Receiver 194](#bookmark117)

[2.7 Data Integrity 198](#bookmark118)

[2.7.1ECRC Rules 198](#bookmark119)

[2.7.2Error Forwarding 202](#bookmark120)

[2.7.2.1 Error Forwarding Usage Model 202](#bookmark121)

[2.7.2.2 Rules For Use of Data Poisoning 203](#bookmark122)

[2.8 Completion Timeout Mechanism 204](#bookmark123)

[2.9 Link Status Dependencies 205](#bookmark124)

[2.9.1Transaction Layer Behavior in DL\_Down Status 205](#bookmark125)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[2.9.2Transaction Layer Behavior in DL\_Up Status 206](#bookmark126)

[2.9.3Transaction Layer Behavior During Downstream Port Containment 206](#bookmark127)

[3.Data Link Layer Specification 209](#bookmark128)

[3.1 Data Link Layer Overview 209](#bookmark129)

[3.2 Data Link Control and Management State Machine 210](#bookmark130)

[3.2.1Data Link Control and Management State Machine Rules 211](#bookmark131)

[3.3 Data Link Feature Exchange 214](#bookmark132)

[3.4 Flow Control Initialization Protocol 215](#bookmark133)

[3.4.1Flow Control Initialization State Machine Rules 215](#bookmark134)

[3.4.2Scaled Flow Control 220](#bookmark135)

[3.5 Data Link Layer Packets (DLLPs) 221](#bookmark136)

[3.5.1Data Link Layer Packet Rules 221](#bookmark137)

[3.6 Data Integrity Mechansisms 227](#bookmark138)

[3.6.1Introduction 227](#bookmark139)

[3.6.2LCRC, Sequence Number, and Retry Management (TLP Transmitter) 228](#bookmark140)

[3.6.2.1 LCRC and Sequence Number Rules (TLP Transmitter) 228](#bookmark141)

[3.6.2.2 Handling of Received DLLPs 235](#bookmark142)

[3.6.3LCRC and Sequence Number (TLP Receiver) 238](#bookmark143)

[3.6.3.1 LCRC and Sequence Number Rules (TLP Receiver) 239](#bookmark144)

[4.Physical Layer Logical Block 245](#bookmark145)

[4.1 Introduction 245](#bookmark146)

[4.2 Logical Sub-block 245](#bookmark147)

[4.2.1Encoding for 2.5 GT/s and 5.0 GT/s Data Rates 246](#bookmark148)

[4.2.1.1 Symbol Encoding 246](#bookmark149)

[4.2.1.1.1Serialization and De-serialization of Data 246](#bookmark150)

[4.2.1.1.2Special Symbols for Framing and Link Management (K Codes) 247](#bookmark151)

[4.2.1.1.38b/10b Decode Rules 248](#bookmark152)

[4.2.1.2 Framing and Application of Symbols to Lanes 249](#bookmark153)

[4.2.1.3 Data Scrambling 252](#bookmark154)

[4.2.2Encoding for 8.0 GT/s and Higher Data Rates 253](#bookmark155)

[4.2.2.1 Lane Level Encoding 254](#bookmark156)

[4.2.2.2 Ordered Set Blocks 256](#bookmark157)

[4.2.2.2.1Block Alignment 256](#bookmark158)

[4.2.2.3 Data Blocks 257](#bookmark159)

[4.2.2.3.1Framing Tokens 258](#bookmark160)

[4.2.2.3.2Transmitter Framing Requirements 263](#bookmark161)

[4.2.2.3.3Receiver Framing Requirements 264](#bookmark162)

[4.2.2.3.4Recovery from Framing Errors 266](#bookmark163)

[4.2.2.4 Scrambling 267](#bookmark164)

[4.2.2.5 Precoding 272](#bookmark165)

[4.2.2.6 Loopback with 128b/130b Code 274](#bookmark166)

[4.2.3Link Equalization Procedure for 8.0 GT/s and Higher Data Rates 274](#bookmark167)

[4.2.3.1 Rules for Transmitter Coefficients 286](#bookmark168)

[4.2.3.2 Encoding of Presets 287](#bookmark169)

[4.2.4Link Initialization and Training 288](#bookmark170)

[4.2.4.1 Training Sequences 288](#bookmark171)

[4.2.4.2 Alternate Protocol Negotiation 298](#bookmark172)

[4.2.4.3 Electrical Idle Sequences (EIOS) 301](#bookmark173)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[4.2.4.4 Inferring Electrical Idle 305](#bookmark174)

[4.2.4.5 Lane Polarity Inversion 306](#bookmark175)

[4.2.4.6 Fast Training Sequence (FTS) 306](#bookmark176)

[4.2.4.7 Start of Data Stream Ordered Set (SDS Ordered Set) 308](#bookmark177)

[4.2.4.8 Link Error Recovery 309](#bookmark178)

[4.2.4.9 Reset 309](#bookmark179)

[4.2.4.9.1Fundamental Reset 309](#bookmark180)

[4.2.4.9.2Hot Reset 310](#bookmark181)

[4.2.4.10 Link Data Rate Negotiation 310](#bookmark182)

[4.2.4.11 Link Width and Lane Sequence Negotiation 310](#bookmark183)

[4.2.4.11.1Required and Optional Port Behavior 310](#bookmark184)

[4.2.4.12 Lane-to-Lane De-skew 311](#bookmark185)

[4.2.4.13 Lane vs. Link Training 312](#bookmark186)

[4.2.5Link Training and Status State Machine (LTSSM) Descriptions 312](#bookmark187)

[4.2.5.1 Detect Overview 313](#bookmark188)

[4.2.5.2 Polling Overview 313](#bookmark189)

[4.2.5.3 Configuration Overview 313](#bookmark190)

[4.2.5.4 Recovery Overview 313](#bookmark191)

[4.2.5.5 L0 Overview 314](#bookmark192)

[4.2.5.6 L0s Overview 314](#bookmark193)

[4.2.5.7 L1 Overview 314](#bookmark194)

[4.2.5.8 L2 Overview 314](#bookmark195)

[4.2.5.9 Disabled Overview 314](#bookmark196)

[4.2.5.10 Loopback Overview 314](#bookmark197)

[4.2.5.11 Hot Reset Overview 315](#bookmark198)

[4.2.6Link Training and Status State Rules 315](#bookmark199)

[4.2.6.1 Detect 317](#bookmark200)

[4.2.6.1.1Detect.Quiet 317](#bookmark201)

[4.2.6.1.2Detect.Active 318](#bookmark202)

[4.2.6.2 Polling 319](#bookmark203)

[4.2.6.2.1Polling.Active 319](#bookmark204)

[4.2.6.2.2 Polling.Compliance 320](#bookmark205)

[4.2.6.2.3Polling.Configuration 324](#bookmark206)

[4.2.6.2.4Polling.Speed 325](#bookmark207)

[4.2.6.3 Configuration 325](#bookmark208)

[4.2.6.3.1Configuration.Linkwidth.Start 326](#bookmark209)

[4.2.6.3.1.1 Downstream Lanes 326](#bookmark210)

[4.2.6.3.1.2 Upstream Lanes 327](#bookmark211)

[4.2.6.3.2Configuration.Linkwidth.Accept 329](#bookmark212)

[4.2.6.3.2.1 Downstream Lanes 329](#bookmark213)

[4.2.6.3.2.2 Upstream Lanes 330](#bookmark214)

[4.2.6.3.3Configuration.Lanenum.Accept 332](#bookmark215)

[4.2.6.3.3.1 Downstream Lanes 332](#bookmark216)

[4.2.6.3.3.2 Upstream Lanes 333](#bookmark217)

[4.2.6.3.4Configuration.Lanenum.Wait 333](#bookmark218)

[4.2.6.3.4.1 Downstream Lanes 333](#bookmark219)

[4.2.6.3.4.2 Upstream Lanes 334](#bookmark220)

[4.2.6.3.5Configuration.Complete 334](#bookmark221)

[4.2.6.3.5.1 Downstream Lanes 334](#bookmark222)

[4.2.6.3.5.2 Upstream Lanes 336](#bookmark223)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[4.2.6.3.6Configuration.Idle 337](#bookmark224)

[4.2.6.4 Recovery 340](#bookmark225)

[4.2.6.4.1Recovery.RcvrLock 340](#bookmark226)

[4.2.6.4.2Recovery.Equalization 346](#bookmark227)

[4.2.6.4.2.1 Downstream Lanes 347](#bookmark228)

[4.2.6.4.2.1.1 Phase 1 of Transmitter Equalization 347](#bookmark229)

[4.2.6.4.2.1.2 Phase 2 of Transmitter Equalization 349](#bookmark230)

[4.2.6.4.2.1.3 Phase 3 of Transmitter Equalization 350](#bookmark231)

[4.2.6.4.2.2 Upstream Lanes 352](#bookmark232)

[4.2.6.4.2.2.1 Phase 0 of Transmitter Equalization 352](#bookmark233)

[4.2.6.4.2.2.2 Phase 1 of Transmitter Equalization 353](#bookmark234)

[4.2.6.4.2.2.3 Phase 2 of Transmitter Equalization 354](#bookmark235)

[4.2.6.4.2.2.4 Phase 3 of Transmitter Equalization 356](#bookmark236)

[4.2.6.4.3Recovery.Speed 357](#bookmark237)

[4.2.6.4.4Recovery.RcvrCfg 358](#bookmark238)

[4.2.6.4.5 Recovery.Idle 363](#bookmark239)

[4.2.6.5 L0 366](#bookmark240)

[4.2.6.6 L0s 367](#bookmark241)

[4.2.6.6.1Receiver L0s 368](#bookmark242)

[4.2.6.6.1.1 Rx\_L0s.Entry 368](#bookmark243)

[4.2.6.6.1.2 Rx\_L0s.Idle 368](#bookmark244)

[4.2.6.6.1.3 Rx\_L0s.FTS 368](#bookmark245)

[4.2.6.6.2Transmitter L0s 369](#bookmark246)

[4.2.6.6.2.1 Tx\_L0s.Entry 369](#bookmark247)

[4.2.6.6.2.2 Tx\_L0s.Idle 369](#bookmark248)

[4.2.6.6.2.3 Tx\_L0s.FTS 369](#bookmark249)

[4.2.6.7 L1 371](#bookmark250)

[4.2.6.7.1L1.Entry 371](#bookmark251)

[4.2.6.7.2 L1.Idle 371](#bookmark252)

[4.2.6.8 L2 373](#bookmark253)

[4.2.6.8.1 L2.Idle 373](#bookmark254)

[4.2.6.8.2L2.TransmitWake 374](#bookmark255)

[4.2.6.9 Disabled 374](#bookmark256)

[4.2.6.10 Loopback 375](#bookmark257)

[4.2.6.10.1Loopback.Entry 375](#bookmark258)

[4.2.6.10.2Loopback.Active 378](#bookmark259)

[4.2.6.10.3Loopback.Exit 379](#bookmark260)

[4.2.6.11 Hot Reset 380](#bookmark261)

[4.2.7Clock Tolerance Compensation 381](#bookmark262)

[4.2.7.1 SKP Ordered Set for 8b/10b Encoding 382](#bookmark263)

[4.2.7.2 SKP Ordered Set for 128b/130b Encoding 382](#bookmark264)

[4.2.7.3 Rules for Transmitters 386](#bookmark265)

[4.2.7.4 Rules for Receivers 387](#bookmark266)

[4.2.8Compliance Pattern in 8b/10b Encoding 388](#bookmark267)

[4.2.9Modified Compliance Pattern in 8b/10b Encoding 389](#bookmark268)

[4.2.10Compliance Pattern in 128b/130b Encoding 390](#bookmark269)

[4.2.11Modified Compliance Pattern in 128b/130b Encoding 393](#bookmark270)

[4.2.12Jitter Measurement Pattern in 128b/130b 393](#bookmark271)

[4.2.13Lane Margining at Receiver 394](#bookmark272)

[4.2.13.1 Receiver Number, Margin Type, Usage Model, and Margin Payload Fields 394](#bookmark273)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[4.2.13.1.1Step Margin Execution Status 399](#bookmark274)

[4.2.13.1.2Margin Payload for Step Margin Commands 399](#bookmark275)

[4.2.13.2 Margin Command and Response Flow 400](#bookmark276)

[4.2.13.3 Receiver Margin Testing Requirements 403](#bookmark277)

[4.3 Retimers 407](#bookmark278)

[4.3.1Retimer Requirements 408](#bookmark279)

[4.3.2Supported Retimer Topologies 409](#bookmark280)

[4.3.3Variables 410](#bookmark281)

[4.3.4Receiver Impedance Propagation Rules 411](#bookmark282)

[4.3.5Switching Between Modes 411](#bookmark283)

[4.3.6Forwarding Rules 411](#bookmark284)

[4.3.6.1 Forwarding Type Rules 412](#bookmark285)

[4.3.6.2 Orientation and Lane Numbers Rules 412](#bookmark286)

[4.3.6.3 Electrical Idle Exit Rules 413](#bookmark287)

[4.3.6.4 Data Rate Change and Determination Rules 415](#bookmark288)

[4.3.6.5 Electrical Idle Entry Rules 416](#bookmark289)

[4.3.6.6 Transmitter Settings Determination Rules 417](#bookmark290)

[4.3.6.7 Ordered Set Modification Rules 418](#bookmark291)

[4.3.6.8 DLLP, TLP, and Logical Idle Modification Rules 420](#bookmark292)

[4.3.6.9 8b/10b Encoding Rules 421](#bookmark293)

[4.3.6.10 8b/10b Scrambling Rules 421](#bookmark294)

[4.3.6.11 Hot Reset Rules 421](#bookmark295)

[4.3.6.12 Disable Link Rules 421](#bookmark296)

[4.3.6.13 Loopback 422](#bookmark297)

[4.3.6.14 Compliance Receive Rules 423](#bookmark298)

[4.3.6.15 Enter Compliance Rules 424](#bookmark299)

[4.3.7Execution Mode Rules 427](#bookmark300)

[4.3.7.1 CompLoadBoard Rules 427](#bookmark301)

[4.3.7.1.1CompLoadBoard.Entry 427](#bookmark302)

[4.3.7.1.2CompLoadBoard.Pattern 427](#bookmark303)

[4.3.7.1.3CompLoadBoard.Exit 428](#bookmark304)

[4.3.7.2 Link Equalization Rules 429](#bookmark305)

[4.3.7.2.1Downstream Lanes 429](#bookmark306)

[4.3.7.2.1.1 Phase 2 429](#bookmark307)

[4.3.7.2.1.2 Phase 3 Active 429](#bookmark308)

[4.3.7.2.1.3 Phase 3 Passive 429](#bookmark309)

[4.3.7.2.2Upstream Lanes 430](#bookmark310)

[4.3.7.2.2.1 Phase 2 Active 430](#bookmark311)

[4.3.7.2.2.2 Phase 2 Passive 430](#bookmark312)

[4.3.7.2.2.3 Phase 3 430](#bookmark313)

[4.3.7.2.3Force Timeout 431](#bookmark314)

[4.3.7.3 Slave Loopback 431](#bookmark315)

[4.3.7.3.1Slave Loopback.Entry 431](#bookmark316)

[4.3.7.3.2Slave Loopback.Active 432](#bookmark317)

[4.3.7.3.3Slave Loopback.Exit 432](#bookmark318)

[4.3.8Retimer Latency 432](#bookmark319)

[4.3.8.1 Measurement 432](#bookmark320)

[4.3.8.2 Maximum Limit on Retimer Latency 432](#bookmark321)

[4.3.8.3 Impacts on Upstream and Downstream Ports 433](#bookmark322)

[4.3.9SRIS 433](#bookmark323)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[4.3.10L1 PM Substates Support 434](#bookmark324)

[4.3.11Retimer Configuration Parameters 436](#bookmark325)

[4.3.11.1 Global Parameters 437](#bookmark326)

[4.3.11.2 Per Physical Pseudo Port Parameters 437](#bookmark327)

[4.3.12In Band Register Access 438](#bookmark328)

[5.Power Management 439](#bookmark329)

[5.1 Overview 439](#bookmark330)

[5.2 Link State Power Management 440](#bookmark331)

[5.3 PCI-PM Software Compatible Mechanisms 444](#bookmark332)

[5.3.1Device Power Management States (D-States) of a Function 444](#bookmark333)

[5.3.1.1 D0 State 445](#bookmark334)

[5.3.1.2 D1 State 445](#bookmark335)

[5.3.1.3 D2 State 445](#bookmark336)

[5.3.1.4 D3 State 446](#bookmark337)

[5.3.1.4.1D3Hot State 447](#bookmark338)

[5.3.1.4.2D3Cold State 448](#bookmark339)

[5.3.2PM Software Control of the Link Power Management State 449](#bookmark340)

[5.3.2.1 Entry into the L1 State 450](#bookmark341)

[5.3.2.2 Exit from L1 State 453](#bookmark342)

[5.3.2.3 Entry into the L2/L3 Ready State 454](#bookmark343)

[5.3.3Power Management Event Mechanisms 454](#bookmark344)

[5.3.3.1 Motivation 454](#bookmark345)

[5.3.3.2 Link Wakeup 455](#bookmark346)

[5.3.3.2.1PME Synchronization 456](#bookmark347)

[5.3.3.3 PM\_PME Messages 458](#bookmark348)

[5.3.3.3.1PM\_PME “Backpressure” Deadlock Avoidance 458](#bookmark349)

[5.3.3.4 PME Rules 458](#bookmark350)

[5.3.3.5 PM\_PME Delivery State Machine 459](#bookmark351)

[5.4 Native PCI Express Power Management Mechanisms 460](#bookmark352)

[5.4.1Active State Power Management (ASPM) 460](#bookmark353)

[5.4.1.1 L0s ASPM State 462](#bookmark354)

[5.4.1.1.1Entry into the L0s State 463](#bookmark355)

[5.4.1.1.2Exit from the L0s State 464](#bookmark356)

[5.4.1.2 L1 ASPM State 464](#bookmark357)

[5.4.1.2.1ASPM Entry into the L1 State 465](#bookmark358)

[5.4.1.2.2Exit from the L1 State 471](#bookmark359)

[5.4.1.3 ASPM Configuration 474](#bookmark360)

[5.4.1.3.1Software Flow for Enabling or Disabling ASPM 477](#bookmark361)

[5.5 L1 PM Substates 478](#bookmark362)

[5.5.1Entry conditions for L1 PM Substates and L1.0 Requirements 482](#bookmark363)

[5.5.2L1.1 Requirements 483](#bookmark364)

[5.5.2.1 Exit from L1.1 483](#bookmark365)

[5.5.3L1.2 Requirements 484](#bookmark366)

[5.5.3.1 L1.2.Entry 485](#bookmark367)

[5.5.3.2 L1.2.Idle 486](#bookmark368)

[5.5.3.3 L1.2.Exit 486](#bookmark369)

[5.5.3.3.1Exit from L1.2 487](#bookmark370)

[5.5.4L1 PM Substates Configuration 488](#bookmark371)

[5.5.5L1 PM Substates Timing Parameters 488](#bookmark372)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[5.5.6Link Activation 489](#bookmark373)

[5.6 Auxiliary Power Support 490](#bookmark374)

[5.7 Power Management System Messages and DLLPs 490](#bookmark375)

[5.8 PCI Function Power State Transitions 491](#bookmark376)

[5.9 State Transition Recovery Time Requirements 492](#bookmark377)

[5.10 PCI Bridges and Power Management 493](#bookmark378)

[5.10.1Switches and PCI Express to PCI Bridges 494](#bookmark379)

[5.11 Power Management Events 494](#bookmark380)

[6.System Architecture 495](#bookmark381)

[6.1 Interrupt and PME Support 495](#bookmark382)

[6.1.1Rationale for PCI Express Interrupt Model 495](#bookmark383)

[6.1.2PCI-compatible INTx Emulation 495](#bookmark384)

[6.1.3INTx Emulation Software Model 496](#bookmark385)

[6.1.4MSI and MSI-X Operation 496](#bookmark386)

[6.1.4.1 MSI Configuration 497](#bookmark387)

[6.1.4.2 MSI-X Configuration 498](#bookmark388)

[6.1.4.3 Enabling Operation 499](#bookmark389)

[6.1.4.4 Sending Messages 500](#bookmark390)

[6.1.4.5 Per-vector Masking and Function Masking 500](#bookmark391)

[6.1.4.6 Hardware/Software Synchronization 501](#bookmark392)

[6.1.4.7 Message Transaction Reception and Ordering Requirements 503](#bookmark393)

[6.1.5PME Support 503](#bookmark394)

[6.1.6Native PME Software Model 503](#bookmark395)

[6.1.7Legacy PME Software Model 504](#bookmark396)

[6.1.8Operating System Power Management Notification 504](#bookmark397)

[6.1.9PME Routing Between PCI Express and PCI Hierarchies 504](#bookmark398)

[6.2 Error Signaling and Logging 505](#bookmark399)

[6.2.1Scope 505](#bookmark400)

[6.2.2Error Classification 505](#bookmark401)

[6.2.2.1 Correctable Errors 506](#bookmark402)

[6.2.2.2 Uncorrectable Errors 507](#bookmark403)

[6.2.2.2.1Fatal Errors 507](#bookmark404)

[6.2.2.2.2Non-Fatal Errors 507](#bookmark405)

[6.2.3Error Signaling 507](#bookmark406)

[6.2.3.1 Completion Status 507](#bookmark407)

[6.2.3.2 Error Messages 507](#bookmark408)

[6.2.3.2.1Uncorrectable Error Severity Programming (Advanced Error Reporting) 509](#bookmark409)

[6.2.3.2.2Masking Individual Errors 509](#bookmark410)

[6.2.3.2.3Error Pollution 509](#bookmark411)

[6.2.3.2.4Advisory Non-Fatal Error Cases 510](#bookmark412)

[6.2.3.2.4.1 Completer Sending a Completion with UR/CA Status 510](#bookmark413)

[6.2.3.2.4.2 Intermediate Receiver 511](#bookmark414)

[6.2.3.2.4.3 Ultimate PCI Express Receiver of a Poisoned TLP 511](#bookmark415)

[6.2.3.2.4.4 Requester with Completion Timeout 512](#bookmark416)

[6.2.3.2.4.5 Receiver of an Unexpected Completion 512](#bookmark417)

[6.2.3.2.5Requester Receiving a Completion with UR/CA Status 512](#bookmark418)

[6.2.3.3 Error Forwarding (Data Poisoning) 512](#bookmark419)

[6.2.3.4 Optional Error Checking 513](#bookmark420)

[6.2.4Error Logging 513](#bookmark421)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[6.2.4.1 Root Complex Considerations (Advanced Error Reporting) 514](#bookmark422)

[6.2.4.1.1Error Source Identification 514](#bookmark423)

[6.2.4.1.2Interrupt Generation 514](#bookmark424)

[6.2.4.2 Multiple Error Handling (Advanced Error Reporting Capability) 515](#bookmark425)

[6.2.4.3 Advisory Non-Fatal Error Logging 516](#bookmark426)

[6.2.4.4 TLP Prefix Logging 517](#bookmark427)

[6.2.5Sequence of Device Error Signaling and Logging Operations 517](#bookmark428)

[6.2.6Error Message Controls 519](#bookmark429)

[6.2.7Error Listing and Rules 520](#bookmark430)

[6.2.7.1 Conventional PCI Mapping 524](#bookmark431)

[6.2.8Virtual PCI Bridge Error Handling 524](#bookmark432)

[6.2.8.1 Error Message Forwarding and PCI Mapping for Bridge - Rules 524](#bookmark433)

[6.2.9Internal Errors 525](#bookmark434)

[6.2.10Downstream Port Containment (DPC) 526](#bookmark435)

[6.2.10.1 DPC Interrupts 529](#bookmark436)

[6.2.10.2 DPC ERR\_COR Signaling 529](#bookmark437)

[6.2.10.3 Root Port Programmed I/O (RP PIO) Error Controls 530](#bookmark438)

[6.2.10.4 Software Triggering of DPC 533](#bookmark439)

[6.2.10.5 DL\_Active ERR\_COR Signaling 533](#bookmark440)

[6.3 Virtual Channel Support 534](#bookmark441)

[6.3.1Introduction and Scope 534](#bookmark442)

[6.3.2TC/VC Mapping and Example Usage 534](#bookmark443)

[6.3.3VC Arbitration 536](#bookmark444)

[6.3.3.1 Traffic Flow and Switch Arbitration Model 537](#bookmark445)

[6.3.3.2 VC Arbitration - Arbitration Between VCs 540](#bookmark446)

[6.3.3.2.1Strict Priority Arbitration Model 541](#bookmark447)

[6.3.3.2.2Round Robin Arbitration Model 541](#bookmark448)

[6.3.3.3 Port Arbitration - Arbitration Within VC 542](#bookmark449)

[6.3.3.4 Multi-Function Devices and Function Arbitration 542](#bookmark450)

[6.3.4Isochronous Support 546](#bookmark451)

[6.3.4.1 Rules for Software Configuration 546](#bookmark452)

[6.3.4.2 Rules for Requesters 547](#bookmark453)

[6.3.4.3 Rules for Completers 547](#bookmark454)

[6.3.4.4 Rules for Switches and Root Complexes 547](#bookmark455)

[6.3.4.5 Rules for Multi-Function Devices 547](#bookmark456)

[6.4 Device Synchronization 548](#bookmark457)

[6.5 Locked Transactions 549](#bookmark458)

[6.5.1Introduction 549](#bookmark459)

[6.5.2Initiation and Propagation of Locked Transactions - Rules 549](#bookmark460)

[6.5.3Switches and Lock - Rules 550](#bookmark461)

[6.5.4PCI Express/PCI Bridges and Lock - Rules 551](#bookmark462)

[6.5.5Root Complex and Lock - Rules 551](#bookmark463)

[6.5.6Legacy Endpoints 551](#bookmark464)

[6.5.7PCI Express Endpoints 551](#bookmark465)

[6.6 PCI Express Reset - Rules 552](#bookmark466)

[6.6.1Conventional Reset 552](#bookmark467)

[6.6.2Function Level Reset (FLR) 554](#bookmark468)

[6.7 PCI Express Native Hot-Plug 558](#bookmark469)

[6.7.1Elements of Hot-Plug 558](#bookmark470)

[6.7.1.1 Indicators 558](#bookmark471)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[6.7.1.1.1Attention Indicator 559](#bookmark472)

[6.7.1.1.2Power Indicator 560](#bookmark473)

[6.7.1.2 Manually-operated Retention Latch (MRL) 560](#bookmark474)

[6.7.1.3 MRL Sensor 560](#bookmark475)

[6.7.1.4 Electromechanical Interlock 561](#bookmark476)

[6.7.1.5 Attention Button 561](#bookmark477)

[6.7.1.6 Software User Interface 562](#bookmark478)

[6.7.1.7 Slot Numbering 562](#bookmark479)

[6.7.1.8 Power Controller 562](#bookmark480)

[6.7.2Registers Grouped by Hot-Plug Element Association 563](#bookmark481)

[6.7.2.1 Attention Button Registers 563](#bookmark482)

[6.7.2.2 Attention Indicator Registers 563](#bookmark483)

[6.7.2.3 Power Indicator Registers 563](#bookmark484)

[6.7.2.4 Power Controller Registers 563](#bookmark485)

[6.7.2.5 Presence Detect Registers 564](#bookmark486)

[6.7.2.6 MRL Sensor Registers 564](#bookmark487)

[6.7.2.7 Electromechanical Interlock Registers 564](#bookmark488)

[6.7.2.8 Command Completed Registers 564](#bookmark489)

[6.7.2.9 Port Capabilities and Slot Information Registers 565](#bookmark490)

[6.7.2.10 Hot-Plug Interrupt Control Register 565](#bookmark491)

[6.7.3PCI Express Hot-Plug Events 565](#bookmark492)

[6.7.3.1 Slot Events 565](#bookmark493)

[6.7.3.2 Command Completed Events 566](#bookmark494)

[6.7.3.3 Data Link Layer State Changed Events 566](#bookmark495)

[6.7.3.4 Software Notification of Hot-Plug Events 567](#bookmark496)

[6.7.4 System Firmware Intermediary (SFI) Support 568](#bookmark497)

[6.7.4.1 SFI ERR\_COR Event Signaling 568](#bookmark498)

[6.7.4.2 SFI Downstream Port Filtering (DPF) 568](#bookmark499)

[6.7.4.3 SFI CAM 569](#bookmark500)

[6.7.4.4 SFI Interactions with Readiness Notifications 570](#bookmark501)

[6.7.4.5 SFI Suppression of Hot-Plug Surprise Functionality 571](#bookmark502)

[6.7.5Firmware Support for Hot-Plug 572](#bookmark503)

[6.7.6Async Removal 572](#bookmark504)

[6.8 Power Budgeting Capability 573](#bookmark505)

[6.8.1System Power Budgeting Process Recommendations 573](#bookmark506)

[6.9 Slot Power Limit Control 574](#bookmark507)

[6.10 Root Complex Topology Discovery 577](#bookmark508)

[6.11 Link Speed Management 579](#bookmark509)

[6.12 Access Control Services (ACS) 580](#bookmark510)

[6.12.1ACS Component Capability Requirements 581](#bookmark511)

[6.12.1.1 ACS Downstream Ports 581](#bookmark512)

[6.12.1.2 ACS Functions in SR-IOV Capable and Multi-Function Devices 584](#bookmark513)

[6.12.1.3 Functions in Single-Function Devices 585](#bookmark514)

[6.12.2Interoperability 586](#bookmark515)

[6.12.3ACS Peer-to-Peer Control Interactions 586](#bookmark516)

[6.12.4ACS Enhanced Capability 587](#bookmark517)

[6.12.5ACS Violation Error Handling 588](#bookmark518)

[6.12.6ACS Redirection Impacts on Ordering Rules 588](#bookmark519)

[6.12.6.1 Completions Passing Posted Requests 588](#bookmark520)

[6.12.6.2 Requests Passing Posted Requests 589](#bookmark521)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[6.13 Alternative Routing-ID Interpretation (ARI) 590](#bookmark522)

[6.14 Multicast Operations 593](#bookmark523)

[6.14.1Multicast TLP Processing 594](#bookmark524)

[6.14.2Multicast Ordering 596](#bookmark525)

[6.14.3Multicast Capability Structure Field Updates 597](#bookmark526)

[6.14.4MC Blocked TLP Processing 597](#bookmark527)

[6.14.5MC\_Overlay Mechanism 597](#bookmark528)

[6.15 Atomic Operations (AtomicOps) 600](#bookmark529)

[6.15.1AtomicOp Use Models and Benefits 601](#bookmark530)

[6.15.2AtomicOp Transaction Protocol Summary 602](#bookmark531)

[6.15.3Root Complex Support for AtomicOps 603](#bookmark532)

[6.15.3.1 Root Ports with AtomicOp Completer Capabilities 603](#bookmark533)

[6.15.3.2 Root Ports with AtomicOp Routing Capability 603](#bookmark534)

[6.15.3.3 RCs with AtomicOp Requester Capabilities 604](#bookmark535)

[6.15.4Switch Support for AtomicOps 604](#bookmark536)

[6.16 Dynamic Power Allocation (DPA) Capability 604](#bookmark537)

[6.16.1DPA Capability with Multi-Function Devices 606](#bookmark538)

[6.17 TLP Processing Hints (TPH) 606](#bookmark539)

[6.17.1Processing Hints 606](#bookmark540)

[6.17.2Steering Tags 607](#bookmark541)

[6.17.3ST Modes of Operation 607](#bookmark542)

[6.17.4TPH Capability 608](#bookmark543)

[6.18 Latency Tolerance Reporting (LTR) Mechanism 608](#bookmark544)

[6.19 Optimized Buffer Flush/Fill (OBFF) Mechanism 614](#bookmark545)

[6.20 PASID TLP Prefix 618](#bookmark546)

[6.20.1Managing PASID TLP Prefix Usage 618](#bookmark547)

[6.20.2PASID TLP Layout 619](#bookmark548)

[6.20.2.1 PASID field 620](#bookmark549)

[6.20.2.2 Execute Requested 621](#bookmark550)

[6.20.2.3 Privileged Mode Requested 622](#bookmark551)

[6.21 Lightweight Notification (LN) Protocol 622](#bookmark552)

[6.21.1LN Protocol Operation 623](#bookmark553)

[6.21.2LN Registration Management 625](#bookmark554)

[6.21.3LN Ordering Considerations 625](#bookmark555)

[6.21.4LN Software Configuration 626](#bookmark556)

[6.21.5LN Protocol Summary 626](#bookmark557)

[6.22 Precision Time Measurement (PTM) Mechanism 627](#bookmark558)

[6.22.1Introduction 627](#bookmark559)

[6.22.2PTM Link Protocol 629](#bookmark560)

[6.22.3Configuration and Operational Requirements 632](#bookmark561)

[6.22.3.1 PTM Requester Role 632](#bookmark562)

[6.22.3.2 PTM Responder Role 634](#bookmark563)

[6.22.3.3 PTM Time Source Role - Rules Specific to Switches 635](#bookmark564)

[6.23 Readiness Notifications (RN) 636](#bookmark565)

[6.23.1Device Readiness Status (DRS) 637](#bookmark566)

[6.23.2Function Readiness Status (FRS) 638](#bookmark567)

[6.23.3FRS Queuing 639](#bookmark568)

[6.24 Enhanced Allocation 639](#bookmark569)

[6.25 Emergency Power Reduction State 641](#bookmark570)

[6.26 Hierarchy ID Message 644](#bookmark571)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[6.27 Flattening Portal Bridge (FPB) 648](#bookmark572)

[6.27.1Introduction 648](#bookmark573)

[6.27.2Hardware and Software Requirements 652](#bookmark574)

[6.28 Vital Product Data (VPD) 658](#bookmark575)

[6.28.1VPD Format 660](#bookmark576)

[6.28.2VPD Definitions 661](#bookmark577)

[6.28.2.1 VPD Large and Small Resource Data Tags 661](#bookmark578)

[6.28.2.2 Read-Only Fields 661](#bookmark579)

[6.28.2.3 Read/Write Fields 662](#bookmark580)

[6.28.2.4 VPD Example 662](#bookmark581)

[6.29 Native PCIe Enclosure Management 664](#bookmark582)

[6.30 Conventional PCI Advanced Features Operation 669](#bookmark583)

[7.Software Initialization and Configuration 673](#bookmark584)

[7.1 Configuration Topology 673](#bookmark585)

[7.2 PCI Express Configuration Mechanisms 675](#bookmark586)

[7.2.1PCI-compatible Configuration Mechanism 675](#bookmark587)

[7.2.2PCI Express Enhanced Configuration Access Mechanism (ECAM) 676](#bookmark588)

[7.2.2.1 Host Bridge Requirements 679](#bookmark589)

[7.2.2.2 PCI Express Device Requirements 679](#bookmark590)

[7.2.3Root Complex Register Block (RCRB) 680](#bookmark591)

[7.3 Configuration Transaction Rules 680](#bookmark592)

[7.3.1Device Number 680](#bookmark593)

[7.3.2Configuration Transaction Addressing 681](#bookmark594)

[7.3.3Configuration Request Routing Rules 681](#bookmark595)

[7.3.4PCI Special Cycles 683](#bookmark596)

[7.4 Configuration Register Types 683](#bookmark597)

[7.5 PCI and PCIe Capabilities Required by the Base Spec for all Ports 684](#bookmark598)

[7.5.1PCI-Compatible Configuration Registers 684](#bookmark599)

[7.5.1.1 Type 0/1 Common Configuration Space 684](#bookmark600)

[7.5.1.1.1Vendor ID Register (Offset 00h) 685](#bookmark601)

[7.5.1.1.2Device ID Register (Offset 02h) 686](#bookmark602)

[7.5.1.1.3Command Register (Offset 04h) 686](#bookmark603)

[7.5.1.1.4Status Register (Offset 06h) 688](#bookmark604)

[7.5.1.1.5Revision ID Register (Offset 08h) 691](#bookmark605)

[7.5.1.1.6Class Code Register (Offset 09h) 691](#bookmark606)

[7.5.1.1.7Cache Line Size Register (Offset 0Ch) 692](#bookmark607)

[7.5.1.1.8Latency Timer Register (Offset 0Dh) 692](#bookmark608)

[7.5.1.1.9Header Type Register (Offset 0Eh) 692](#bookmark609)

[7.5.1.1.10BIST Register (Offset 0Fh) 693](#bookmark610)

[7.5.1.1.11Capabilities Pointer (Offset 34h) 694](#bookmark611)

[7.5.1.1.12Interrupt Line Register (Offset 3Ch) 694](#bookmark612)

[7.5.1.1.13Interrupt Pin Register (Offset 3Dh) 694](#bookmark613)

[7.5.1.1.14Error Registers 694](#bookmark614)

[7.5.1.2 Type 0 Configuration Space Header 695](#bookmark615)

[7.5.1.2.1Base Address Registers (Offset 10h - 24h) 696](#bookmark616)

[7.5.1.2.2Cardbus CIS Pointer Register (Offset 28h) 699](#bookmark617)

[7.5.1.2.3Subsystem Vendor ID Register/Subsystem ID Register (Offset 2Ch/2Eh) 700](#bookmark618)

[7.5.1.2.4Expansion ROM Base Address Register (Offset 30h) 700](#bookmark619)

[7.5.1.2.5Min\_Gnt Register/Max\_Lat Register (Offset 3Eh/3Fh) 703](#bookmark620)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[7.5.1.3 Type 1 Configuration Space Header 703](#bookmark621)

[7.5.1.3.1Type 1 Base Address Registers (Offset 10h-14h) 704](#bookmark622)

[7.5.1.3.2Primary Bus Number Register (Offset 18h) 705](#bookmark623)

[7.5.1.3.3Secondary Bus Number Register (Offset 19h) 705](#bookmark624)

[7.5.1.3.4Subordinate Bus Number Register (Offset 1Ah) 705](#bookmark625)

[7.5.1.3.5Secondary Latency Timer (Offset 1Bh) 705](#bookmark626)

[7.5.1.3.6I/O Base/I/O Limit Registers(Offset 1Ch/1Dh) 705](#bookmark627)

[7.5.1.3.7Secondary Status Register (Offset 1Eh) 706](#bookmark628)

[7.5.1.3.8Memory Base Register/Memory Limit Register(Offset 20h/22h) 708](#bookmark629)

[7.5.1.3.9Prefetchable Memory Base/Prefetchable Memory Limit Registers (Offset 24h/26h) 708](#bookmark630)

[7.5.1.3.10Prefetchable Base Upper 32 Bits/Prefetchable Limit Upper 32 Bits Registers (Offset 28h/2Ch) 709](#bookmark631)

[7.5.1.3.11I/O Base Upper 16 Bits/I/O Limit Upper 16 Bits Registers (Offset 30h/32h) 709](#bookmark632)

[7.5.1.3.12Expansion ROM Base Address Register (Offset 38h) 709](#bookmark633)

[7.5.1.3.13Bridge Control Register (Offset 3Eh) 709](#bookmark634)

[7.5.2PCI Power Management Capability Structure 712](#bookmark635)

[7.5.2.1 Power Management Capabilities Register (Offset 00h) 712](#bookmark636)

[7.5.2.2 Power Management Control/Status Register (Offset 04h) 714](#bookmark637)

[7.5.2.3 Data (Offset 07h) 716](#bookmark638)

[7.5.3PCI Express Capability Structure 718](#bookmark639)

[7.5.3.1 PCI Express Capability List Register (Offset 00h) 719](#bookmark640)

[7.5.3.2 PCI Express Capabilities Register (Offset 02h) 720](#bookmark641)

[7.5.3.3 Device Capabilities Register (Offset 04h) 722](#bookmark642)

[7.5.3.4 Device Control Register (Offset 08h) 725](#bookmark643)

[7.5.3.5 Device Status Register (Offset 0Ah) 730](#bookmark644)

[7.5.3.6 Link Capabilities Register (Offset 0Ch) 732](#bookmark645)

[7.5.3.7 Link Control Register (Offset 10h) 736](#bookmark646)

[7.5.3.8 Link Status Register (Offset 12h) 741](#bookmark647)

[7.5.3.9 Slot Capabilities Register (Offset 14h) 744](#bookmark648)

[7.5.3.10 Slot Control Register (Offset 18h) 745](#bookmark649)

[7.5.3.11 Slot Status Register (Offset 1Ah) 748](#bookmark650)

[7.5.3.12 Root Control Register (Offset 1Ch) 750](#bookmark651)

[7.5.3.13 Root Capabilities Register (Offset 1Eh) 752](#bookmark652)

[7.5.3.14 Root Status Register (Offset 20h) 752](#bookmark653)

[7.5.3.15 Device Capabilities 2 Register (Offset 24h) 753](#bookmark654)

[7.5.3.16 Device Control 2 Register (Offset 28h) 758](#bookmark655)

[7.5.3.17 Device Status 2 Register (Offset 2Ah) 761](#bookmark656)

[7.5.3.18 Link Capabilities 2 Register (Offset 2Ch) 761](#bookmark657)

[7.5.3.19 Link Control 2 Register (Offset 30h) 764](#bookmark658)

[7.5.3.20 Link Status 2 Register (Offset 32h) 768](#bookmark659)

[7.5.3.21 Slot Capabilities 2 Register (Offset 34h) 771](#bookmark660)

[7.5.3.22 Slot Control 2 Register (Offset 38h) 771](#bookmark661)

[7.5.3.23 Slot Status 2 Register (Offset 3Ah) 771](#bookmark662)

[7.6 PCI Express Extended Capabilities 771](#bookmark663)

[7.6.1Extended Capabilities in Configuration Space 772](#bookmark664)

[7.6.2Extended Capabilities in the Root Complex Register Block 772](#bookmark665)

[7.6.3PCI Express Extended Capability Header 772](#bookmark666)

[7.7 PCI and PCIe Capabilities Required by the Base Spec in Some Situations 773](#bookmark667)

[7.7.1MSI Capability Structures 773](#bookmark668)

[7.7.1.1 MSI Capability Header (Offset 00h) 775](#bookmark669)

[7.7.1.2 Message Control Register for MSI (Offset 02h) 776](#bookmark670)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[7.7.1.3 Message Address Register for MSI (Offset 04h) 778](#bookmark671)

[7.7.1.4 Message Upper Address Register for MSI (Offset 08h) 778](#bookmark672)

[7.7.1.5 Message Data Register for MSI (Offset 08h or 0Ch) 779](#bookmark673)

[7.7.1.6 Extended Message Data Register for MSI (Optional) 779](#bookmark674)

[7.7.1.7 Mask Bits Register for MSI (Offset 0Ch or 10h 780](#bookmark675)

[7.7.1.8 Pending Bits Register for MSI (Offset 10h or 14h) 780](#bookmark676)

[7.7.2 MSI-X Capability and Table Structure 781](#bookmark677)

[7.7.2.1 MSI-X Capability Header (Offset 00h) 784](#bookmark678)

[7.7.2.2 Message Control Register for MSI-X (Offset 02h) 784](#bookmark679)

[7.7.2.3 Table Offset/Table BIR Register for MSI-X (Offset 04h) 785](#bookmark680)

[7.7.2.4 PBA Offset/PBA BIR Register for MSI-X (Offset 08h) 786](#bookmark681)

[7.7.2.5 Message Address Register for MSI-X Table Entries 787](#bookmark682)

[7.7.2.6 Message Upper Address Register for MSI-X Table Entries 787](#bookmark683)

[7.7.2.7 Message Data Register for MSI-X Table Entries 788](#bookmark684)

[7.7.2.8 Vector Control Register for MSI-X Table Entries 788](#bookmark685)

[7.7.2.9 Pending Bits Register for MSI-X PBA Entries 789](#bookmark686)

[7.7.3Secondary PCI Express Extended Capability 789](#bookmark687)

[7.7.3.1 Secondary PCI Express Extended Capability Header (Offset 00h) 792](#bookmark688)

[7.7.3.2 Link Control 3 Register (Offset 04h) 792](#bookmark689)

[7.7.3.3 Lane Error Status Register (Offset 08h) 793](#bookmark690)

[7.7.3.4 Lane Equalization Control Register (Offset 0Ch) 794](#bookmark691)

[7.7.4Data Link Feature Extended Capability 796](#bookmark692)

[7.7.4.1 Data Link Feature Extended Capability Header (Offset 00h) 797](#bookmark693)

[7.7.4.2 Data Link Feature Capabilities Register (Offset 04h) 798](#bookmark694)

[7.7.4.3 Data Link Feature Status Register (Offset 08h) 798](#bookmark695)

[7.7.5Physical Layer 16.0 GT/s Extended Capability 799](#bookmark696)

[7.7.5.1 Physical Layer 16.0 GT/s Extended Capability Header (Offset 00h) 800](#bookmark697)

[7.7.5.2 16.0 GT/s Capabilities Register (Offset 04h) 801](#bookmark698)

[7.7.5.3 16.0 GT/s Control Register (Offset 08h) 801](#bookmark699)

[7.7.5.4 16.0 GT/s Status Register (Offset 0Ch) 802](#bookmark700)

[7.7.5.5 16.0 GT/s Local Data Parity Mismatch Status Register (Offset 10h) 803](#bookmark701)

[7.7.5.6 16.0 GT/s First Retimer Data Parity Mismatch Status Register (Offset 14h) 803](#bookmark702)

[7.7.5.7 16.0 GT/s Second Retimer Data Parity Mismatch Status Register (Offset 18h) 804](#bookmark703)

[7.7.5.8 Physical Layer 16.0 GT/s Reserved (Offset 1Ch) 804](#bookmark704)

[7.7.5.9 16.0 GT/s Lane Equalization Control Register (Offsets 20h to 3Ch) 805](#bookmark705)

[7.7.6Physical Layer 32.0 GT/s Extended Capability 806](#bookmark706)

[7.7.6.1 Physical Layer 32.0 GT/s Extended Capability Header (Offset 00h) 807](#bookmark707)

[7.7.6.2 32.0 GT/s Capabilities Register (Offset 04h) 808](#bookmark708)

[7.7.6.3 32.0 GT/s Control Register (Offset 08h) 809](#bookmark709)

[7.7.6.4 32.0 GT/s Status Register (Offset 0Ch) 810](#bookmark710)

[7.7.6.5 Received Modified TS Data 1 Register (Offset 10h) 811](#bookmark711)

[7.7.6.6 Received Modified TS Data 2 Register (Offset 14h) 812](#bookmark712)

[7.7.6.7 Transmitted Modified TS Data 1 Register (Offset 18h) 813](#bookmark713)

[7.7.6.8 Transmitted Modified TS Data 2 Register (Offset 1Ch) 814](#bookmark714)

[7.7.6.9 32.0 GT/s Lane Equalization Control Register (Offset 20h) 815](#bookmark715)

[7.7.7Lane Margining at the Receiver Extended Capability 817](#bookmark716)

[7.7.7.1 Lane Margining at the Receiver Extended Capability Header (Offset 00h) 819](#bookmark717)

[7.7.7.2 Margining Port Capabilities Register (Offset 04h) 819](#bookmark718)

[7.7.7.3 Margining Port Status Register (Offset 06h) 820](#bookmark719)

[7.7.7.4 Margining Lane Control Register (Offset 08h) 820](#bookmark720)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[7.7.7.5 Margining Lane Status Register (Offset 0Ah) 821](#bookmark721)

[7.7.8ACS Extended Capability 822](#bookmark722)

[7.7.8.1 ACS Extended Capability Header (Offset 00h) 823](#bookmark723)

[7.7.8.2 ACS Capability Register (Offset 04h) 824](#bookmark724)

[7.7.8.3 ACS Control Register (Offset 06h) 825](#bookmark725)

[7.7.8.4 Egress Control Vector Register (Offset 08h) 827](#bookmark726)

[7.8 Common PCI and PCIe Capabilities 829](#bookmark727)

[7.8.1Power Budgeting Extended Capability 829](#bookmark728)

[7.8.1.1 Power Budgeting Extended Capability Header (Offset 00h) 829](#bookmark729)

[7.8.1.2 Power Budgeting Data Select Register (Offset 04h) 830](#bookmark730)

[7.8.1.3 Power Budgeting Data Register (Offset 08h) 830](#bookmark731)

[7.8.1.4 Power Budgeting Capability Register (Offset 0Ch) 832](#bookmark732)

[7.8.2Latency Tolerance Reporting (LTR) Extended Capability 833](#bookmark733)

[7.8.2.1 LTR Extended Capability Header (Offset 00h) 834](#bookmark734)

[7.8.2.2 Max Snoop Latency Register (Offset 04h) 834](#bookmark735)

[7.8.2.3 Max No-Snoop Latency Register (Offset 06h) 835](#bookmark736)

[7.8.3L1 PM Substates Extended Capability 835](#bookmark737)

[7.8.3.1 L1 PM Substates Extended Capability Header (Offset 00h) 836](#bookmark738)

[7.8.3.2 L1 PM Substates Capabilities Register (Offset 04h) 837](#bookmark739)

[7.8.3.3 L1 PM Substates Control 1 Register (Offset 08h) 838](#bookmark740)

[7.8.3.4 L1 PM Substates Control 2 Register (Offset 0Ch) 840](#bookmark741)

[7.8.3.5 L1 PM Substates Status Register (Offset 10h) 841](#bookmark742)

[7.8.4Advanced Error Reporting Extended Capability 841](#bookmark743)

[7.8.4.1 Advanced Error Reporting Extended Capability Header (Offset 00h) 842](#bookmark744)

[7.8.4.2 Uncorrectable Error Status Register (Offset 04h) 843](#bookmark745)

[7.8.4.3 Uncorrectable Error Mask Register (Offset 08h) 845](#bookmark746)

[7.8.4.4 Uncorrectable Error Severity Register (Offset 0Ch) 846](#bookmark747)

[7.8.4.5 Correctable Error Status Register (Offset 10h) 848](#bookmark748)

[7.8.4.6 Correctable Error Mask Register (Offset 14h) 849](#bookmark749)

[7.8.4.7 Advanced Error Capabilities and Control Register (Offset 18h) 850](#bookmark750)

[7.8.4.8 Header Log Register (Offset 1Ch) 851](#bookmark751)

[7.8.4.9 Root Error Command Register (Offset 2Ch) 851](#bookmark752)

[7.8.4.10 Root Error Status Register (Offset 30h) 852](#bookmark753)

[7.8.4.11 Error Source Identification Register (Offset 34h) 854](#bookmark754)

[7.8.4.12 TLP Prefix Log Register (Offset 38h) 855](#bookmark755)

[7.8.5Enhanced Allocation Capability Structure (EA) 856](#bookmark756)

[7.8.5.1 Enhanced Allocation Capability First DW (Offset 00h) 856](#bookmark757)

[7.8.5.2Enhanced Allocation Capability Second DW (Offset 04h)](#bookmark758)

[[Type 1 Functions Only] 856](#bookmark759)

[7.8.5.3 Enhanced Allocation Per-Entry Format (Offset 04h or 08h) 857](#bookmark760)

[7.8.6Resizable BAR Extended Capability 862](#bookmark761)

[7.8.6.1 Resizable BAR Extended Capability Header (Offset 00h) 864](#bookmark762)

[7.8.6.2 Resizable BAR Capability Register 864](#bookmark763)

[7.8.6.3 Resizable BAR Control Register 867](#bookmark764)

[7.8.7ARI Extended Capability 869](#bookmark765)

[7.8.7.1 ARI Extended Capability Header (Offset 00h) 870](#bookmark766)

[7.8.7.2 ARI Capability Register (Offset 04h) 870](#bookmark767)

[7.8.7.3 ARI Control Register (Offset 06h) 871](#bookmark768)

[7.8.8PASID Extended Capability Structure 871](#bookmark769)

[7.8.8.1 PASID Extended Capability Header (Offset 00h) 872](#bookmark770)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[7.8.8.2 PASID Capability Register (Offset 04h) 872](#bookmark771)

[7.8.8.3 PASID Control Register (Offset 06h) 873](#bookmark772)

[7.8.9FRS Queueing Extended Capability 874](#bookmark773)

[7.8.9.1 FRS Queueing Extended Capability Header (Offset 00h) 875](#bookmark774)

[7.8.9.2 FRS Queueing Capability Register (Offset 04h) 875](#bookmark775)

[7.8.9.3 FRS Queueing Status Register (Offset 08h) 876](#bookmark776)

[7.8.9.4 FRS Queueing Control Register (Offset 0Ah) 877](#bookmark777)

[7.8.9.5 FRS Message Queue Register (Offset 0Ch) 877](#bookmark778)

[7.8.10Flattening Portal Bridge (FPB) Capability 878](#bookmark779)

[7.8.10.1 FPB Capability Header (Offset 00h) 878](#bookmark780)

[7.8.10.2 FPB Capabilities Register (Offset 04h) 879](#bookmark781)

[7.8.10.3 FPB RID Vector Control 1 Register (Offset 08h) 881](#bookmark782)

[7.8.10.4 FPB RID Vector Control 2 Register (Offset 0Ch) 882](#bookmark783)

[7.8.10.5 FPB MEM Low Vector Control Register (Offset 10h) 883](#bookmark784)

[7.8.10.6 FPB MEM High Vector Control 1 Register (Offset 14h) 884](#bookmark785)

[7.8.10.7 FPB MEM High Vector Control 2 Register (Offset 18h) 886](#bookmark786)

[7.8.10.8 FPB Vector Access Control Register (Offset 1Ch) 887](#bookmark787)

[7.8.10.9 FPB Vector Access Data Register (Offset 20h) 888](#bookmark788)

[7.9 Additional PCI and PCIe Capabilities 888](#bookmark789)

[7.9.1Virtual Channel Extended Capability 888](#bookmark790)

[7.9.1.1 Virtual Channel Extended Capability Header (Offset 00h) 890](#bookmark791)

[7.9.1.2 Port VC Capability Register 1 (Offset 04h) 891](#bookmark792)

[7.9.1.3 Port VC Capability Register 2 (Offset 08h) 892](#bookmark793)

[7.9.1.4 Port VC Control Register (Offset 0Ch) 893](#bookmark794)

[7.9.1.5 Port VC Status Register (Offset 0Eh) 894](#bookmark795)

[7.9.1.6 VC Resource Capability Register 894](#bookmark796)

[7.9.1.7 VC Resource Control Register 896](#bookmark797)

[7.9.1.8 VC Resource Status Register 897](#bookmark798)

[7.9.1.9 VC Arbitration Table 898](#bookmark799)

[7.9.1.10 Port Arbitration Table 899](#bookmark800)

[7.9.2Multi-Function Virtual Channel Extended Capability 901](#bookmark801)

[7.9.2.1 MFVC Extended Capability Header (Offset 00h) 902](#bookmark802)

[7.9.2.2 MFVC Port VC Capability Register 1 (Offset 04h) 903](#bookmark803)

[7.9.2.3 MFVC Port VC Capability Register 2 (Offset 08h) 904](#bookmark804)

[7.9.2.4 MFVC Port VC Control Register (Offset 0Ch) 905](#bookmark805)

[7.9.2.5 MFVC Port VC Status Register (Offset 0Eh) 906](#bookmark806)

[7.9.2.6 MFVC VC Resource Capability Register 906](#bookmark807)

[7.9.2.7 MFVC VC Resource Control Register 907](#bookmark808)

[7.9.2.8 MFVC VC Resource Status Register 909](#bookmark809)

[7.9.2.9 MFVC VC Arbitration Table 910](#bookmark810)

[7.9.2.10 Function Arbitration Table 910](#bookmark811)

[7.9.3Device Serial Number Extended Capability 911](#bookmark812)

[7.9.3.1 Device Serial Number Extended Capability Header (Offset 00h) 912](#bookmark813)

[7.9.3.2 Serial Number Register (Offset 04h) 913](#bookmark814)

[7.9.4 Vendor-Specific Capability 913](#bookmark815)

[7.9.5Vendor-Specific Extended Capability 914](#bookmark816)

[7.9.5.1 Vendor-Specific Extended Capability Header (Offset 00h) 915](#bookmark817)

[7.9.5.2 Vendor-Specific Header (Offset 04h) 915](#bookmark818)

[7.9.6Designated Vendor-Specific Extended Capability (DVSEC) 916](#bookmark819)

[7.9.6.1 Designated Vendor-Specific Extended Capability Header (Offset 00h) 917](#bookmark820)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[7.9.6.2 Designated Vendor-Specific Header 1 (Offset 04h) 917](#bookmark821)

[7.9.6.3 Designated Vendor-Specific Header 2 (Offset 08h) 918](#bookmark822)

[7.9.7RCRB Header Extended Capability 918](#bookmark823)

[7.9.7.1 RCRB Header Extended Capability Header (Offset 00h) 919](#bookmark824)

[7.9.7.2 RCRB Vendor ID and Device ID register (Offset 04h) 920](#bookmark825)

[7.9.7.3 RCRB Capabilities register (Offset 08h) 920](#bookmark826)

[7.9.7.4 RCRB Control register (Offset 0Ch) 920](#bookmark827)

[7.9.8Root Complex Link Declaration Extended Capability 921](#bookmark828)

[7.9.8.1 Root Complex Link Declaration Extended Capability Header (Offset 00h) 922](#bookmark829)

[7.9.8.2 Element Self Description Register (Offset 04h) 923](#bookmark830)

[7.9.8.3 Link Entries 924](#bookmark831)

[7.9.8.3.1Link Description Register 924](#bookmark832)

[7.9.8.3.2Link Address 925](#bookmark833)

[7.9.8.3.2.1 Link Address for Link Type 0 926](#bookmark834)

[7.9.8.3.2.2 Link Address for Link Type 1 926](#bookmark835)

[7.9.9Root Complex Internal Link Control Extended Capability 927](#bookmark836)

[7.9.9.1 Root Complex Internal Link Control Extended Capability Header (Offset 00h) 928](#bookmark837)

[7.9.9.2 Root Complex Link Capabilities Register (Offset 04h) 928](#bookmark838)

[7.9.9.3 Root Complex Link Control Register (Offset 08h) 931](#bookmark839)

[7.9.9.4 Root Complex Link Status Register (Offset 0Ah) 932](#bookmark840)

[7.9.10Root Complex Event Collector Endpoint Association Extended Capability 933](#bookmark841)

[7.9.10.1 Root Complex Event Collector Endpoint Association Extended Capability Header (Offset 00h) 934](#bookmark842)

[7.9.10.2 Association Bitmap for RCiEPs (Offset 04h) 935](#bookmark843)

[7.9.10.3 RCEC Associated Bus Numbers Register (Offset 08h) 935](#bookmark844)

[7.9.11Multicast Extended Capability 936](#bookmark845)

[7.9.11.1 Multicast Extended Capability Header (Offset 00h) 936](#bookmark846)

[7.9.11.2 Multicast Capability Register (Offset 04h) 937](#bookmark847)

[7.9.11.3 Multicast Control Register (Offset 06h) 938](#bookmark848)

[7.9.11.4 MC\_Base\_Address Register (Offset 08h) 938](#bookmark849)

[7.9.11.5 MC\_Receive Register (Offset 10h) 939](#bookmark850)

[7.9.11.6 MC\_Block\_All Register (Offset 18h) 940](#bookmark851)

[7.9.11.7 MC\_Block\_Untranslated Register (Offset 20h) 940](#bookmark852)

[7.9.11.8 MC\_Overlay\_BAR Register (Offset 28h) 941](#bookmark853)

[7.9.12 Dynamic Power Allocation Extended Capability (DPA Capability) 941](#bookmark854)

[7.9.12.1 DPA Extended Capability Header (Offset 00h) 942](#bookmark855)

[7.9.12.2 DPA Capability Register (Offset 04h) 943](#bookmark856)

[7.9.12.3 DPA Latency Indicator Register (Offset 08h) 944](#bookmark857)

[7.9.12.4 DPA Status Register (Offset 0Ch) 944](#bookmark858)

[7.9.12.5 DPA Control Register (Offset 0Eh) 945](#bookmark859)

[7.9.12.6 DPA Power Allocation Array 945](#bookmark860)

[7.9.13TPH Requester Extended Capability 946](#bookmark861)

[7.9.13.1 TPH Requester Extended Capability Header (Offset 00h) 946](#bookmark862)

[7.9.13.2 TPH Requester Capability Register (Offset 04h) 947](#bookmark863)

[7.9.13.3 TPH Requester Control Register (Offset 08h) 948](#bookmark864)

[7.9.13.4 TPH ST Table (Starting from Offset 0Ch) 949](#bookmark865)

[7.9.14 LN Requester Extended Capability (LNR Capability) 950](#bookmark866)

[7.9.14.1 LNR Extended Capability Header (Offset 00h) 950](#bookmark867)

[7.9.14.2 LNR Capability Register (Offset 04h) 951](#bookmark868)

[7.9.14.3 LNR Control Register (Offset 06h) 951](#bookmark869)

[7.9.15DPC Extended Capability 952](#bookmark870)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[7.9.15.1 DPC Extended Capability Header (Offset 00h) 953](#bookmark871)

[7.9.15.2 DPC Capability Register (Offset 04h) 954](#bookmark872)

[7.9.15.3 DPC Control Register (Offset 06h) 955](#bookmark873)

[7.9.15.4 DPC Status Register (Offset 08h) 957](#bookmark874)

[7.9.15.5 DPC Error Source ID Register (Offset 0Ah) 959](#bookmark875)

[7.9.15.6 RP PIO Status Register (Offset 0Ch) 959](#bookmark876)

[7.9.15.7 RP PIO Mask Register (Offset 10h) 960](#bookmark877)

[7.9.15.8 RP PIO Severity Register (Offset 14h) 961](#bookmark878)

[7.9.15.9 RP PIO SysError Register (Offset 18h) 962](#bookmark879)

[7.9.15.10 RP PIO Exception Register (Offset 1Ch) 962](#bookmark880)

[7.9.15.11 RP PIO Header Log Register (Offset 20h) 963](#bookmark881)

[7.9.15.12 RP PIO ImpSpec Log Register (Offset 30h) 964](#bookmark882)

[7.9.15.13 RP PIO TLP Prefix Log Register (Offset 34h) 964](#bookmark883)

[7.9.16 Precision Time Management Extended Capability (PTM Capability) 965](#bookmark884)

[7.9.16.1 PTM Extended Capability Header (Offset 00h) 966](#bookmark885)

[7.9.16.2 PTM Capability Register (Offset 04h) 966](#bookmark886)

[7.9.16.3 PTM Control Register (Offset 08h) 968](#bookmark887)

[7.9.17Readiness Time Reporting Extended Capability 969](#bookmark888)

[7.9.17.1 Readiness Time Reporting Extended Capability Header (Offset 00h) 970](#bookmark889)

[7.9.17.2 Readiness Time Reporting 1 Register (Offset 04h) 971](#bookmark890)

[7.9.17.3 Readiness Time Reporting 2 Register (Offset 08h) 972](#bookmark891)

[7.9.18Hierarchy ID Extended Capability 972](#bookmark892)

[7.9.18.1 Hierarchy ID Extended Capability Header (Offset 00h) 974](#bookmark893)

[7.9.18.2 Hierarchy ID Status Register (Offset 04h) 975](#bookmark894)

[7.9.18.3 Hierarchy ID Data Register (Offset 08h) 976](#bookmark895)

[7.9.18.4 Hierarchy ID GUID 1 Register (Offset 0Ch) 977](#bookmark896)

[7.9.18.5 Hierarchy ID GUID 2 Register (Offset 10h) 977](#bookmark897)

[7.9.18.6 Hierarchy ID GUID 3 Register (Offset 14h) 978](#bookmark898)

[7.9.18.7 Hierarchy ID GUID 4 Register (Offset 18h) 978](#bookmark899)

[7.9.18.8 Hierarchy ID GUID 5 Register (Offset 1Ch) 979](#bookmark900)

[7.9.19 Vital Product Data Capability (VPD Capability) 979](#bookmark901)

[7.9.19.1 VPD Address Register 980](#bookmark902)

[7.9.19.2 VPD Data Register 981](#bookmark903)

[7.9.20Native PCIe Enclosure Management Extended Capability (NPEM Extended Capability) 981](#bookmark904)

[7.9.20.1 NPEM Extended Capability Header (Offset 00h) 982](#bookmark905)

[7.9.20.2 NPEM Capability Register (Offset 04h) 982](#bookmark906)

[7.9.20.3 NPEM Control Register (Offset 08h) 984](#bookmark907)

[7.9.20.4 NPEM Status Register (Offset 0Ch) 986](#bookmark908)

[7.9.21Alternate Protocol Extended Capability 987](#bookmark909)

[7.9.21.1 Alternate Protocol Extended Capability Header (Offset 00h) 987](#bookmark910)

[7.9.21.2 Alternate Protocol Capabilities Register (Offset 04h) 988](#bookmark911)

[7.9.21.3 Alternate Protocol Control Register (Offset 08h) 988](#bookmark912)

[7.9.21.4 Alternate Protocol Data 1 Register (Offset 0Ch) 989](#bookmark913)

[7.9.21.5 Alternate Protocol Data 2 Register (Offset 10h) 990](#bookmark914)

[7.9.21.6 Alternate Protocol Selective Enable Mask Register (Offset 14h) 990](#bookmark915)

[7.9.22Conventional PCI Advanced Features Capability (AF) 991](#bookmark916)

[7.9.22.1 Advanced Features Capability Header (Offset 00h) 991](#bookmark917)

[7.9.22.2 AF Capabilities Register (Offset 03h) 992](#bookmark918)

[7.9.22.3 Conventional PCI Advanced Features Control Register (Offset 04h) 992](#bookmark919)

[7.9.22.4 AF Status Register (Offset 05h) 993](#bookmark920)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[7.9.23SFI Extended Capability 993](#bookmark921)

[7.9.23.1 SFI Extended Capability Header (Offset 00h) 994](#bookmark922)

[7.9.23.2 SFI Capability Register (Offset 04h) 995](#bookmark923)

[7.9.23.3 SFI Control Register (Offset 06h) 995](#bookmark924)

[7.9.23.4 SFI Status Register (Offset 08h) 997](#bookmark925)

[7.9.23.5 SFI CAM Address Register (Offset 0Ch) 998](#bookmark926)

[7.9.23.6 SFI CAM Data Register (Offset 10h) 998](#bookmark927)

[7.9.24Subsystem ID and Sybsystem Vendor ID Capability 998](#bookmark928)

[8.Electrical Sub-Block 1001](#bookmark929)

[8.1 Electrical Specification Introduction 1001](#bookmark930)

[8.2 Interoperability Criteria 1001](#bookmark931)

[8.2.1Data Rates 1001](#bookmark932)

[8.2.2Refclk Architectures 1001](#bookmark933)

[8.3 Transmitter Specification 1001](#bookmark934)

[8.3.1Measurement Setup for Characterizing Transmitters 1001](#bookmark935)

[8.3.1.1 Breakout and Replica Channels 1003](#bookmark936)

[8.3.2Voltage Level Definitions 1004](#bookmark937)

[8.3.3Tx Voltage Parameters 1005](#bookmark938)

[8.3.3.1 2.5 and 5.0 GT/s Transmitter Equalization 1005](#bookmark939)

[8.3.3.2 8.0, 16.0, and 32.0 GT/s Transmitter Equalization 1005](#bookmark940)

[8.3.3.3 Tx Equalization Presets 1006](#bookmark941)

[8.3.3.4 Measuring Tx Equalization for 2.5 GT/s and 5.0 GT/s 1008](#bookmark942)

[8.3.3.5 Measuring Presets at 8.0 GT/s, 16.0 GT/s, and 32.0 GT/s 1008](#bookmark943)

[8.3.3.6 Method for Measuring V TX-DIFF-PP at 2.5 GT/s and 5.0 GT/s 1011](#bookmark944)

[8.3.3.7 Method for Measuring V TX-DIFF-PP at 8.0 GT/s, 16.0 GT/s, and 32.0 GT/s 1011](#bookmark945)

[8.3.3.8 Coefficient Range and Tolerance 1012](#bookmark946)

[8.3.3.9 EIEOS and V TX-EIEOS-FS and V TX-EIEOS-RS Limits 1012](#bookmark947)

[8.3.3.10 Reduced Swing Signaling 1014](#bookmark948)

[8.3.3.11 Effective Tx Package Loss at 8.0 GT/s, 16.0 GT/s and 32.0 GT/s 1014](#bookmark949)

[8.3.4Transmitter Margining 1016](#bookmark950)

[8.3.5Tx Jitter Parameters 1017](#bookmark951)

[8.3.5.1 Post Processing Steps to Extract Jitter 1017](#bookmark952)

[8.3.5.2 Applying CTLE or De-embedding 1017](#bookmark953)

[8.3.5.3 Independent Refclk Measurement and Post Processing 1018](#bookmark954)

[8.3.5.4 Embedded and Non Embedded Refclk Measurement and Post Processing 1018](#bookmark955)

[8.3.5.5 Behavioral CDR Characteristics 1019](#bookmark956)

[8.3.5.6 Data Dependent and Uncorrelated Jitter 1023](#bookmark957)

[8.3.5.7 Data Dependent Jitter 1023](#bookmark958)

[8.3.5.8 Uncorrelated Total Jitter and Deterministic Jitter (Dual Dirac Model) (T TX-UTJ and T TX-UDJDD) 1024](#bookmark959)

[8.3.5.9 Random Jitter (T TX-RJ) (informative) 1025](#bookmark960)

[8.3.5.10 Uncorrelated Total and Deterministic PWJ (T TX-UPW-TJ and T TX-UPW-DJDD) 1025](#bookmark961)

[8.3.6Data Rate Dependent Parameters 1027](#bookmark962)

[8.3.7Tx and Rx Return Loss 1031](#bookmark963)

[8.3.8Transmitter PLL Bandwidth and Peaking 1032](#bookmark964)

[8.3.8.1 2.5 GT/s and 5.0 GT/s Tx PLL Bandwidth and Peaking 1032](#bookmark965)

[8.3.8.2 8.0 GT/s, 16.0 GT/s and 32.0 GT/s Tx PLL Bandwidth and Peaking 1032](#bookmark966)

[8.3.8.3 Series Capacitors 1033](#bookmark967)

[8.3.9Data Rate Independent Tx Parameters 1033](#bookmark968)

[8.4 Receiver Specifications 1034](#bookmark969)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

8.4.1Receiver Stressed Eye Specification 1034

8.4.1.1 Breakout and Replica Channels 1035

8.4.1.2 Calibration Channel Insertion Loss Characteristics 1035

8.4.1.3 Post Processing Procedures 1043

8.4.1.4 Behavioral Rx Package Models 1044

8.4.1.5 Behavioral CDR Model 1044

8.4.1.6 No Behavioral Rx Equalization for 2.5 and 5.0 GT/s 1044

8.4.1.7 Behavioral Rx Equalization for 8.0, 16.0, and 32.0 GT/s 1044

8.4.1.8 Behavioral CTLE (8.0 and 16.0 GT/s) 1045

8.4.1.9 Behavioral CTLE (32.0 GT/s) 1046

8.4.1.10 Behavioral DFE (8.0, 16.0, and 32.0 GT/s Only) 1048

8.4.2Stressed Eye Test 1049

8.4.2.1 Procedure for Calibrating a Stressed EH/EW Eye 1050

8.4.2.1.1Post Processing Tool Requirements 1054

8.4.2.2 Procedure for Testing Rx DUT 1055

8.4.2.2.1Sj Mask 1055

8.4.2.3 Receiver Refclk Modes 1061

8.4.2.3.1Common Refclk Mode 1061

8.4.2.3.2Independent Refclk Mode 1062

8.4.3Common Receiver Parameters 1063

8.4.3.1 5.0 GT/s Exit From Idle Detect (EFI) 1065

8.4.3.2 Receiver Return Loss 1065

8.4.4Lane Margining at the Receiver - Electrical Requirements 1066

8.4.5Low Frequency and Miscellaneous Signaling Requirements 1068

8.4.5.1 ESD Standards 1068

8.4.5.2 Channel AC Coupling Capacitors 1068

8.4.5.3 Short Circuit Requirements 1068

8.4.5.4 Transmitter and Receiver Termination 1068

8.4.5.5 Electrical Idle 1069

8.4.5.6 DC Common Mode Voltage 1069

8.4.5.7 Receiver Detection 1069

8.5 Channel Tolerancing 1070

8.5.1Channel Compliance Testing 1070

8.5.1.1 Behavioral Transmitter and Receiver Package Models 1071

8.5.1.2 Measuring Package Performance (16.0 GT/s only) 1078

8.5.1.3 Simulation Tool Requirements 1078

8.5.1.3.1Simulation Tool Chain Inputs 1079

8.5.1.3.2Processing Steps 1079

8.5.1.3.3Simulation Tool Outputs 1079

8.5.1.3.4Open Source Simulation Tool 1080

8.5.1.4 Behavioral Transmitter Parameters 1080

8.5.1.4.1Deriving Voltage and Jitter Parameters 1080

8.5.1.4.2Optimizing Tx/Rx Equalization (8.0 GT/s, 16.0 GT/s and 32.0 GT/s only) 1082

8.5.1.4.3Pass/Fail Eye Characteristics 1082

8.5.1.4.4Characterizing Channel Common Mode Noise 1084

8.5.1.4.5Verifying V CH-IDLE-DET-DIFF-pp 1084

8.6 Refclk Specifications 1085

8.6.1Refclk Test Setup 1085

8.6.2REFCLK AC Specifications 1086

8.6.3Data Rate Independent Refclk Parameters 1089

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

8.6.3.1 Low Frequency Refclk Jitter Limits 1090

8.6.4Refclk Architectures Supported 1091

8.6.5Filtering Functions Applied to Raw Data 1091

8.6.5.1 PLL Filter Transfer Function Example 1092

8.6.5.2 CDR Transfer Function Examples 1092

8.6.6Common Refclk Rx Architecture (CC) 1093

8.6.6.1 Determining the Number of PLL BW and peaking Combinations 1093

8.6.6.2 CDR and PLL BW and Peaking Limits for Common Refclk 1094

8.6.7Jitter Limits for Refclk Architectures 1095

8.6.8Form Factor Requirements for RefClock Architectures 1096

9.Single Root I/O Virtualization and Sharing 1099

9.1 SR-IOV Architectural Overview 1099

9.1.1PCI Technologies Interoperability 1111

9.2 SR-IOV Initialization and Resource Allocation 1112

9.2.1SR-IOV Resource Discovery 1112

9.2.1.1 Configuring SR-IOV Capabilities 1112

9.2.1.1.1Configuring the VF BAR Mechanisms 1112

9.2.1.2 VF Discovery 1113

9.2.1.3 Function Dependency Lists 1116

9.2.1.4 Interrupt Resource Allocation 1116

9.2.2SR-IOV Reset Mechanisms 1116

9.2.2.1 SR-IOV Conventional Reset 1116

9.2.2.2 FLR That Targets a VF 1116

9.2.2.3 FLR That Targets a PF 1116

9.2.3IOV Re-initialization and Reallocation 1117

9.2.4VF Migration 1117

9.2.4.1 Initial VF State 1117

9.2.4.2 VF Migration State Transitions 1118

9.3 Configuration 1120

9.3.1SR-IOV Configuration Overview 1120

9.3.2Configuration Space 1121

9.3.3SR-IOV Extended Capability 1121

9.3.3.1 SR-IOV Extended Capability Header (Offset 00h) 1122

9.3.3.2 SR-IOV Capabilities Register (04h) 1123

9.3.3.2.1VF Migration Capable 1124

9.3.3.2.2ARI Capable Hierarchy Preserved 1124

9.3.3.2.3VF 10-Bit Tag Requester Supported 1124

9.3.3.2.4VF Migration Interrupt Message Number 1125

9.3.3.3 SR-IOV Control Register (Offset 08h) 1125

9.3.3.3.1VF Enable 1127

9.3.3.3.2VF Migration Enable 1128

9.3.3.3.3VF Migration Interrupt Enable 1128

9.3.3.3.4VF MSE (Memory Space Enable) 1128

9.3.3.3.5ARI Capable Hierarchy 1129

9.3.3.4 SR-IOV Status Register (Offset 0Ah) 1129

9.3.3.4.1VF Migration Status 1130

9.3.3.5 InitialVFs (Offset 0Ch) 1130

9.3.3.6 TotalVFs (Offset 0Eh) 1130

9.3.3.7 NumVFs (Offset 10h) 1131

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

9.3.3.8 Function Dependency Link (Offset 12h) 1131

9.3.3.9 First VF Offset (Offset 14h) 1133

9.3.3.10 VF Stride (Offset 16h) 1133

9.3.3.11 VF Device ID (Offset 1Ah) 1133

9.3.3.12 Supported Page Sizes (Offset 1Ch) 1134

9.3.3.13 System Page Size (Offset 20h) 1134

9.3.3.14 VF BAR0 (Offset 24h), VF BAR1 (Offset 28h), VF BAR2 (Offset 2Ch), VF BAR3 (Offset 30h), VF BAR4 (Offset

34h),VF BAR5 (Offset 38h) 1134

9.3.3.15 VF Migration State Array Offset (Offset 3Ch) 1135

9.3.3.15.1VF Migration State Array 1136

9.3.4PF/VF Configuration Space Header 1138

9.3.4.1 PF/VF Type 0 Configuration Space Header 1138

9.3.4.1.1Vendor ID Register Changes (Offset 00h) 1139

9.3.4.1.2Device ID Register Changes (Offset 02h) 1140

9.3.4.1.3Command Register Changes (Offset 04h) 1140

9.3.4.1.4Status Register Changes (Offset 06h) 1140

9.3.4.1.5Revision ID Register Changes (Offset 08h) 1141

9.3.4.1.6Class Code Register Changes (Offset 09h) 1141

9.3.4.1.7Cache Line Size Register Changes (Offset 0Ch) 1141

9.3.4.1.8Latency Timer Register Changes (Offset 0Dh) 1141

9.3.4.1.9Header Type Register Changes (Offset 0Eh) 1141

9.3.4.1.10BIST Register Changes (Offset 0Fh) 1141

9.3.4.1.11Base Address Registers Register Changes (Offset 10h, 14h, 24h)....................................................1141

9.3.4.1.12Cardbus CIS Pointer Register Changes (Offset 28h) 1142

9.3.4.1.13Subsystem Vendor ID Register Changes (Offset 2Ch) 1142

9.3.4.1.14Subsystem ID Register Changes (Offset 2Eh) 1142

9.3.4.1.15Expansion ROM Base Address Register Register Changes (Offset 30h) 1142

9.3.4.1.16Capabilities Pointer Register Changes (Offset 34h) 1142

9.3.4.1.17Interrupt Line Register Changes (Offset 3Ch) 1142

9.3.4.1.18Interrupt Pin Register Changes (Offset 3Dh) 1142

9.3.4.1.19Min\_Gnt Register/Max\_Lat Register Changes (Offset 3Eh/3Fh) 1142

9.3.5PCI Express Capability Changes 1142

9.3.5.1 PCI Express Capabilities Register Changes (Offset 00h) 1143

9.3.5.2 PCI Express Capabilities Register Changes (Offset 02h) 1143

9.3.5.3 Device Capabilities Register Changes (Offset 04h) 1143

9.3.5.4 Device Control Register Changes (Offset 08h) 1143

9.3.5.5 Device Status Register Changes (Offset 0Ah) 1144

9.3.5.6 Link Capabilities Register Changes (Offset 0Ch) 1144

9.3.5.7 Link Control Register Changes (Offset 10h) 1145

9.3.5.8 Link Status Register Changes (Offset 12h) 1145

9.3.5.9 Device Capabilities 2 Register Changes (Offset 24h) 1145

9.3.5.10 Device Control 2 Register Changes (Offset 28h) 1146

9.3.5.11 Device Status 2 Register Changes (Offset 2Ah) 1147

9.3.5.12 Link Capabilities 2 Register Changes (Offset 2Ch) 1147

9.3.5.13 Link Control 2 Register Changes (Offset 30h) 1147

9.3.5.14 Link Status 2 Register Changes (Offset 32h) 1147

9.3.6PCI Standard Capabilities 1147

9.3.6.1 VPD Capability 1148

9.3.7PCI Express Extended Capabilities Changes 1148

9.3.7.1 Virtual Channel/MFVC 1150

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

9.3.7.2 Device Serial Number 1151

9.3.7.3 Power Budgeting 1151

9.3.7.4 Resizable BAR 1151

9.3.7.5 VF Resizable BAR Extended Capability 1151

9.3.7.5.1VF Resizable BAR Extended Capability Header (Offset 00h) 1153

9.3.7.5.2VF Resizable BAR Capability Register (Offset 04h) 1153

9.3.7.5.3VF Resizable BAR Control Register (Offset 08h) 1153

9.3.7.6 Access Control Services (ACS) Extended Capability Changes 1155

9.3.7.7 Alternative Routing ID Interpretation Extended Capability (ARI) Changes 1156

9.3.7.8 Address Translation Services Extended Capability Changes (ATS) 1157

9.3.7.9 MR-IOV Changes 1157

9.3.7.10 Multicast Changes 1158

9.3.7.11 Page Request Interface Changes (PRI) 1158

9.3.7.12 Dynamic Power Allocation Changes (DPA) 1158

9.3.7.13 TPH Requester Changes (TPH) 1159

9.3.7.14 PASID Changes 1159

9.3.7.15 Readiness Time Reporting Extended Capability Changes 1159

9.4 SR-IOV Error Handling 1159

9.4.1Baseline Error Reporting 1159

9.4.2Advanced Error Reporting 1160

9.4.2.1 VF Header Log 1160

9.4.2.2 Advanced Error Reporting Capability Changes 1161

9.4.2.3 Advanced Error Reporting Extended Capability Header Changes (Offset 00h) 1161

9.4.2.4 Uncorrectable Error Status Register Changes (Offset 04h) 1161

9.4.2.5 Uncorrectable Error Mask Register Changes (Offset 08h) 1161

9.4.2.6 Uncorrectable Error Severity Register Changes (Offset 0Ch) 1162

9.4.2.7 Correctable Error Status Register Changes (Offset 10h) 1163

9.4.2.8 Correctable Error Mask Register Changes (Offset 14h) 1163

9.4.2.9 Advanced Error Capabilities and Control Register Changes (Offset 18h) 1163

9.4.2.10 Header Log Register Changes (Offset 1Ch) 1164

9.4.2.11 Root Error Command Register Changes (Offset 2Ch) 1164

9.4.2.12 Root Error Status Register Changes (Offset 30h) 1164

9.4.2.13 Error Source Identification Register Changes (Offset 34h) 1165

9.4.2.14 TLP Prefix Log Register Changes (Offset 38h) 1165

9.5 SR-IOV Interrupts 1165

9.5.1Interrupt Mechanisms 1165

9.5.1.1 MSI Interrupts 1165

9.5.1.2 MSI-X Interrupts 1165

9.5.1.3 Address Range Isolation 1166

9.6 SR-IOV Power Management 1166

9.6.1VF Device Power Management States 1166

9.6.2PF Device Power Management States 1167

9.6.3Link Power Management State 1168

9.6.4VF Power Management Capability 1168

9.6.5VF EmergencyPower Reduction State 1168

10.ATS Specification 1169

10.1 ATS Architectural Overview 1169

10.1.1Address Translation Services (ATS) Overview 1170

10.1.2Page Request Interface Extension 1176

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

10.1.3Process Address Space ID (PASID) 1177

10.2 ATS Translation Services 1178

10.2.1Memory Requests with Address Type 1178

10.2.2Translation Requests 1179

10.2.2.1 Attribute Field 1180

10.2.2.2 Length Field 1181

10.2.2.3 Tag Field 1181

10.2.2.4 Untranslated Address Field 1181

10.2.2.5 No Write (NW) Flag 1181

10.2.2.6 PASID TLP Prefix on Translation Request 1182

10.2.3Translation Completion 1182

10.2.3.1 Translated Address Field 1185

10.2.3.2 Translation Range Size (S) Field 1185

10.2.3.3 Non-snooped (N) Field 1186

10.2.3.4 Untranslated Access Only (U) Field 1186

10.2.3.5 Read (R) and Write (W) Fields 1187

10.2.3.6 Execute Permitted (Exe) 1187

10.2.3.7 Privileged Mode Access (Priv) 1188

10.2.3.8 Global Mapping (Global) 1189

10.2.4Completions with Multiple Translations 1189

10.3 ATS Invalidation 1190

10.3.1Invalidate Request 1190

10.3.2Invalidate Completion 1191

10.3.3Invalidate Completion Semantics 1193

10.3.4Request Acceptance Rules 1193

10.3.5Invalidate Flow Control 1194

10.3.6Invalidate Ordering Semantics 1194

10.3.7Implicit Invalidation Events 1195

10.3.8PASID TLP Prefix and Global Invalidate 1196

10.4 Page Request Services 1197

10.4.1Page Request Message 1197

10.4.1.1 PASID TLP Prefix Usage 1199

10.4.1.2 Managing PASID TLP Prefix Usage on PRG Requests 1199

10.4.1.2.1Stop Marker Messages 1200

10.4.2Page Request Group Response Message 1201

10.4.2.1 Response Code Field 1203

10.4.2.2 PASID TLP Prefix Usage on PRG Responses 1203

10.5 ATS Configuration 1203

10.5.1ATS Extended Capability 1203

10.5.1.1 ATS Extended Capability Header (Offset 00h) 1204

10.5.1.2 ATS Capability Register (Offset 04h) 1204

10.5.1.3 ATS Control Register (Offset 06h) 1205

10.5.2Page Request Extended Capability Structure 1206

10.5.2.1 Page Request Extended Capability Header (Offset 00h) 1206

10.5.2.2 Page Request Control Register (Offset 04h) 1207

10.5.2.3 Page Request Status Register (Offset 06h) 1208

10.5.2.4 Outstanding Page Request Capacity (Offset 08h) 1209

10.5.2.5 Outstanding Page Request Allocation (Offset 0Ch) 1209

A.Isochronous Applications 1211

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

A.1 Introduction 1211

A.2 Isochronous Contract and Contract Parameters 1212

A.2.1Isochronous Time Period and Isochronous Virtual Timeslot 1213

A.2.2Isochronous Payload Size 1213

A.2.3Isochronous Bandwidth Allocation 1214

A.2.4Isochronous Transaction Latency 1215

A.2.5An Example Illustrating Isochronous Parameters 1216

A.3 Isochronous Transaction Rules 1216

A.4 Transaction Ordering 1217

A.5 Isochronous Data Coherency 1217

A.6 Flow Control 1217

A.7 Considerations for Bandwidth Allocation 1218

A.7.1Isochronous Bandwidth of PCI Express Links 1218

A.7.2Isochronous Bandwidth of Endpoints 1218

A.7.3Isochronous Bandwidth of Switches 1218

A.7.4Isochronous Bandwidth of Root Complex 1218

A.8 Considerations for PCI Express Components 1218

A.8.1An Endpoint as a Requester 1218

A.8.2An Endpoint as a Completer 1219

A.8.3Switches 1219

A.8.4Root Complex 1220

B.Symbol Encoding 1221

C.Physical Layer Appendix 1231

C.1 8b/10b Data Scrambling Example 1231

C.2 128b/130b Data Scrambling Example 1236

D.Request Dependencies 1239

E.ID-Based Ordering Usage 1243

E.1 Introduction 1243

E.2 Potential Benefits with IDO Use 1244

E.2.1Benefits for MFD/RP Direct Connect 1244

E.2.2Benefits for Switched Environments 1244

E.2.3Benefits for Integrated Endpoints 1244

E.2.4IDO Use in Conjunction with RO 1245

E.3 When to Use IDO 1245

E.4 When Not to Use IDO 1245

E.4.1When Not to Use IDO with Endpoints 1245

E.4.2When Not to Use IDO with Root Ports 1246

E.5 Software Control of IDO Use 1246

E.5.1Software Control of Endpoint IDO Use 1246

E.5.2Software Control of Root Port IDO Use 1247

F.Message Code Usage 1249

G.Protocol Multiplexing 1251

G.1 Protocol Multiplexing Interactions with PCI Express 1253

G.2 PMUX Packets 1257

G.3 PMUX Packet Layout 1258

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

G.3.1PMUX Packet Layout for 8b/10b Encoding 1258

G.3.2PMUX Packet Layout at 128b/130b Encoding 1260

G.4 PMUX Control 1263

G.5 PMUX Extended Capability 1264

G.5.1PMUX Extended Capability Header (Offset 00h) 1265

G.5.2PMUX Capability Register (Offset 04h) 1265

G.5.3PMUX Control Register (Offset 08h) 1266

G.5.4PMUX Status Register (Offset 0Ch) 1267

G.5.5PMUX Protocol Array (Offsets 10h through 48h) 1269

H.Flow Control Update Latency and ACK Update Latency Calculations 1271

H.1 Flow Control Update Latency 1271

H.2 Ack Latency 1273

I.Async Hot-Plug Reference Model 1277

I.1 Async Hot-Plug Initial Configuration 1279

I.2 Async Removal Configuration and Interrupt Handling 1281

I.3 Async Hot-Add Configuration and Interrupt Handling 1283

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Table of Figures**

[Figure 1-1 PCI Express Link 91](#bookmark970)

[Figure 1-2 Example PCI Express Topology 92](#bookmark971)

[Figure 1-3 Logical Block Diagram of a Switch 95](#bookmark972)

[Figure 1-4 High-Level Layering Diagram 98](#bookmark973)

[Figure 1-5 Packet Flow Through the Layers 98](#bookmark974)

Figure 2-1 Layering Diagram Highlighting the Transaction Layer 103

Figure 2-2 Serial View of a TLP 105

Figure 2-3 Generic TLP Format 106

Figure 2-4 Fields Present in All TLPs 107

Figure 2-5 Fields Present in All TLP Headers 108

Figure 2-6 Examples of Completer Target Memory Access for FetchAdd 112

Figure 2-7 64-bit Address Routing 114

Figure 2-8 32-bit Address Routing 114

Figure 2-9 Non-ARI ID Routing with 4 DW Header 116

Figure 2-10 ARI ID Routing with 4 DW Header 116

Figure 2-11 Non-ARI ID Routing with 3 DW Header 116

Figure 2-12 ARI ID Routing with 3 DW Header 117

Figure 2-13 Location of Byte Enables in TLP Header 117

Figure 2-14 Transaction Descriptor 120

Figure 2-15 Transaction ID 120

Figure 2-16 Attributes Field of Transaction Descriptor 125

Figure 2-17 Request Header Format for 64-bit Addressing of Memory 129

Figure 2-18 Request Header Format for 32-bit Addressing of Memory 129

Figure 2-19 Request Header Format for I/O Transactions 130

Figure 2-20 Request Header Format for Configuration Transactions 131

Figure 2-21 TPH TLP Prefix 131

Figure 2-22 Location of PH[1:0] in a 4 DW Request Header 132

Figure 2-23 Location of PH[1:0] in a 3 DW Request Header 132

Figure 2-24 Location of ST[7:0] in the Memory Write Request Header 133

Figure 2-25 Location of ST[7:0] in Memory Read and AtomicOp Request Headers 133

Figure 2-26 Message Request Header 134

Figure 2-27 ERR\_COR Message 141

Figure 2-28 Header for Vendor-Defined Messages 143

Figure 2-29 Header for PCI-SIG-Defined VDMs 144

Figure 2-30 LN Message 146

Figure 2-31 DRS Message 147

Figure 2-32 FRS Message 148

Figure 2-33 Hierarchy ID Message 149

Figure 2-34 LTR Message 151

Figure 2-35 OBFF Message 152

Figure 2-36 PTM Request/Response Message 153

Figure 2-37 PTM ResponseD Message (4 DW header and 1 DW payload) 153

Figure 2-38 Completion Header Format 154

Figure 2-39 (Non-ARI) Completer ID 155

Figure 2-40 ARI Completer ID 155

Figure 2-41 Flowchart for Handling of Received TLPs 161

Figure 2-42 Flowchart for Switch Handling of TLPs 163

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 2-43 Flowchart for Handling of Received Request 168

Figure 2-44 Example Completion Data when some Byte Enables are 0b 171

Figure 2-45 Virtual Channel Concept - An Illustration 183

Figure 2-46 Virtual Channel Concept - Switch Internals (Upstream Flow) 184

Figure 2-47 An Example of TC/VC Configurations 186

Figure 2-48 Relationship Between Requester and Ultimate Completer 187

Figure 2-49 Calculation of 32-bit ECRC for TLP End to End Data Integrity Protection 201

Figure 3-1 Layering Diagram Highlighting the Data Link Layer 209

Figure 3-2 Data Link Control and Management State Machine 211

Figure 3-3 VC0 Flow Control Initialization Example with 8b/10b Encoding-based Framing 219

Figure 3-4 DLLP Type and CRC Fields 221

Figure 3-5 Data Link Layer Packet Format for Ack and Nak 224

Figure 3-6 NOP Data Link Layer Packet Format 224

Figure 3-7 Data Link Layer Packet Format for InitFC1 224

Figure 3-8 Data Link Layer Packet Format for InitFC2 224

Figure 3-9 Data Link Layer Packet Format for UpdateFC 225

Figure 3-10 PM Data Link Layer Packet Format 225

Figure 3-11 Vendor-specific Data Link Layer Packet Format 225

Figure 3-12 Data Link Feature DLLP Format 225

Figure 3-13 Diagram of CRC Calculation for DLLPs 227

Figure 3-14 TLP with LCRC and TLP Sequence Number Applied 228

Figure 3-15 TLP Following Application of TLP Sequence Number and Reserved Bits 230

Figure 3-16 Calculation of LCRC 232

Figure 3-17 Received DLLP Error Check Flowchart 236

Figure 3-18 Ack/Nak DLLP Processing Flowchart 238

Figure 3-19 Receive Data Link Layer Handling of TLPs 241

Figure 4-1 Layering Diagram Highlighting Physical Layer 245

Figure 4-2 Character to Symbol Mapping 246

Figure 4-3 Bit Transmission Order on Physical Lanes - x1 Example 247

Figure 4-4 Bit Transmission Order on Physical Lanes - x4 Example 247

Figure 4-5 TLP with Framing Symbols Applied 250

Figure 4-6 DLLP with Framing Symbols Applied 250

Figure 4-7 Framed TLP on a x1 Link 251

Figure 4-8 Framed TLP on a x2 Link 251

Figure 4-9 Framed TLP on a x4 Link 252

Figure 4-10 LFSR with 8b/10b Scrambling Polynomial 253

Figure 4-11 Example of Bit Transmission Order in a x1 Link Showing 130 Bits of a Block 255

Figure 4-12 Example of Bit Placement in a x4 Link with One Block per Lane 256

Figure 4-13 Layout of Framing Tokens 259

Figure 4-14 TLP and DLLP Layout 261

Figure 4-15 Packet Transmission in a x8 Link 261

Figure 4-16 Nullified TLP Layout in a x8 Link with Other Packets 262

Figure 4-17 SKP Ordered Set of Length 66-bit in a x8 Link 263

Figure 4-18 LFSR with Scrambling Polynomial in 8.0 GT/s and Above Data Rate 269

Figure 4-19 Alternate Implementation of the LFSR for Descrambling 271

Figure 4-20 Precoding working the scrambler/ de-scrambler 273

Figure 4-21 8.0 GT/s Equalization Flow 284

Figure 4-22 16.0 GT/s Equalization Flow 285

Figure 4-23 Equalization Bypass Example 286

Figure 4-24 Alternate Protocol Negotiation and Equalization Bypass LTSSM States 299

Figure 4-25 Electrical Idle Exit Ordered Set for 8.0 GT/s and Above Data Rates (EIEOS) 303

Figure 4-26 Main State Diagram for Link Training and Status State Machine 317

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 4-27 Detect Substate Machine 319

Figure 4-28 Polling Substate Machine 325

Figure 4-29 Configuration Substate Machine 340

Figure 4-30 Recovery Substate Machine 365

Figure 4-31 L0s Substate Machine 371

Figure 4-32 L1 Substate Machine 373

Figure 4-33 L2 Substate Machine 374

Figure 4-34 Loopback Substate Machine 380

Figure 4-35 Receiver Number Assignment 396

Figure 4-36 Supported Retimer Topologies 410

Figure 4-37 Retimer CLKREQ# Connection Topology 436

Figure 5-1 Link Power Management State Flow Diagram 442

Figure 5-2 Entry into the L1 Link State 451

Figure 5-3 Exit from L1 Link State Initiated by Upstream Component 453

Figure 5-4 Conceptual Diagrams Showing Two Example Cases of WAKE# Routing 456

Figure 5-5 A Conceptual PME Control State Machine 459

Figure 5-6 L1 Transition Sequence Ending with a Rejection (L0s Enabled) 470

Figure 5-7 L1 Successful Transition Sequence 471

Figure 5-8 Example of L1 Exit Latency Computation 473

Figure 5-9 State Diagram for L1 PM Substates 479

Figure 5-10 Downstream Port with a Single PLL 480

Figure 5-11 Multiple Downstream Ports with a shared PLL 481

Figure 5-12 Example: L1.1 Waveforms Illustrating Upstream Port Initiated Exit 483

Figure 5-13 Example: L1.1 Waveforms Illustrating Downstream Port Initiated Exit 484

Figure 5-14 L1.2 Substates 485

Figure 5-15 Example: Illustration of Boundary Condition due to Different Sampling of CLKREQ# 486

Figure 5-16 Example: L1.2 Waveforms Illustrating Upstream Port Initiated Exit 487

Figure 5-17 Example: L1.2 Waveforms Illustrating Downstream Port Initiated Exit 488

Figure 5-18 Function Power Management State Transitions 492

Figure 5-19 PCI Express Bridge Power Management Diagram 493

Figure 6-1 Error Classification 506

Figure 6-2 Flowchart Showing Sequence of Device Error Signaling and Logging Operations 518

Figure 6-3 Pseudo Logic Diagram for Selected Error Message Control and Status Bits 519

Figure 6-4 TC Filtering Example 535

Figure 6-5 TC to VC Mapping Example 536

Figure 6-6 An Example of Traffic Flow Illustrating Ingress and Egress 537

Figure 6-7 An Example of Differentiated Traffic Flow Through a Switch 538

Figure 6-8 Switch Arbitration Structure 539

Figure 6-9 VC ID and Priority Order - An Example 540

Figure 6-10 Multi-Function Arbitration Model 543

Figure 6-11 Root Complex Represented as a Single Component 578

Figure 6-12 Root Complex Represented as Multiple Components 579

Figure 6-13 Example System Topology with ARI Devices 592

Figure 6-14 Segmentation of the Multicast Address Range 593

Figure 6-15 Latency Fields Format for LTR Messages 609

Figure 6-16 CLKREQ# and Clock Power Management 612

Figure 6-17 Use of LTR and Clock Power Management 613

Figure 6-18 Codes and Equivalent WAKE# Patterns 615

Figure 6-19 Example Platform Topology Showing a Link Where OBFF is Carried by Messages 616

Figure 6-20 PASID TLP Prefix 619

Figure 6-21 Sample LN System Block Diagram 623

Figure 6-22 LN Protocol Basic Operation 624

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 6-23 Example System Topologies using PTM 628

Figure 6-24 Precision Time Measurement Link Protocol 629

Figure 6-25 Precision Time Measurement Example 631

Figure 6-26 PTM Requester Operation 633

Figure 6-27 PTM Timestamp Capture Example 636

Figure 6-28 Example Illustrating Application of Enhanced Allocation 640

Figure 6-29 Emergency Power Reduction State: Example Add-in Card 644

Figure 6-30 FPB High Level Diagram and Example Topology 649

Figure 6-31 Example Illustrating “Flattening” of a Switch 650

Figure 6-32 Vector Mechanism for Address Range Decoding 651

Figure 6-33 Relationship between FPB and non-FPB Decode Mechanisms 652

Figure 6-34 Routing IDs (RIDs) and Supported Granularities 654

Figure 6-35 Addresses in Memory Below 4 GB and Effect of Granularity 655

Figure 6-36 VPD Format 660

Figure 6-37 Example NPEM Configuration using a Downstream Port 665

Figure 6-38 Example NPEM Configuration using an Upstream Port 666

Figure 6-39 NPEM Command Flow 667

Figure 7-1 PCI Express Root Complex Device Mapping 674

Figure 7-2 PCI Express Switch Device Mapping 674

Figure 7-3 PCI Express Configuration Space Layout 675

Figure 7-4 Common Configuration Space Header 685

Figure 7-5 Command Register 686

Figure 7-6 Status Register 689

Figure 7-7 Class Code Register 691

Figure 7-8 Header Type Register 692

Figure 7-9 BIST Register 693

Figure 7-10 Type 0 Configuration Space Header 696

Figure 7-11 Base Address Register for Memory 697

Figure 7-12 Base Address Register for I/O 697

Figure 7-13 Expansion ROM Base Address Register 701

Figure 7-14 Type 1 Configuration Space Header 704

Figure 7-15 Secondary Status Register 706

Figure 7-16 Bridge Control Register 710

Figure 7-17 Power Management Capability Structure 712

Figure 7-18 Power Management Capabilities Register 713

Figure 7-19 Power Management Control/Status Register 715

Figure 7-20 Data Register 716

Figure 7-21 PCI Express Capability Structure 719

Figure 7-22 PCI Express Capability List Register 720

Figure 7-23 PCI Express Capabilities Register 720

Figure 7-24 Device Capabilities Register 722

Figure 7-25 Device Control Register 725

Figure 7-26 Device Status Register 731

Figure 7-27 Link Capabilities Register 732

Figure 7-28 Link Control Register 736

Figure 7-29 Link Status Register 742

Figure 7-30 Slot Capabilities Register 744

Figure 7-31 Slot Control Register 746

Figure 7-32 Slot Status Register 749

Figure 7-33 Root Control Register 751

Figure 7-34 Root Capabilities Register 752

Figure 7-35 Root Status Register 752

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 7-36 Device Capabilities 2 Register 753

Figure 7-37 Device Control 2 Register 758

Figure 7-38 Link Capabilities 2 Register 761

Figure 7-39 Link Control 2 Register 764

Figure 7-40 Link Status 2 Register 768

Figure 7-41 Slot Capabilities 2 Register 771

Figure 7-42 PCI Express Extended Configuration Space Layout 772

Figure 7-43 PCI Express Extended Capability Header 772

Figure 7-44 MSI Capability Structure for 32-bit Message Address 774

Figure 7-45 MSI Capability Structure for 64-bit Message Address 774

Figure 7-46 MSI Capability Structure for 32-bit Message Address and PVM 774

Figure 7-47 MSI Capability Structure for 64-bit Message Address and PVM 775

Figure 7-48 MSI Capability Header 775

Figure 7-49 Message Control Register for MSI 776

Figure 7-50 Message Address Register for MSI 778

Figure 7-51 Message Upper Address Register for MSI 778

Figure 7-52 Message Data Register for MSI 779

Figure 7-53 Extended Message Data Register for MSI 779

Figure 7-54 Mask Bits Register for MSI 780

Figure 7-55 Pending Bits Register for MSI 780

Figure 7-56 MSI-X Capability Structure 781

Figure 7-57 MSI-X Table Structure 782

Figure 7-58 MSI-X PBA Structure 782

Figure 7-59 MSI-X Capability Header 784

Figure 7-60 Message Control Register for MSI-X 785

Figure 7-61 Table Offset/Table BIR Register for MSI-X 785

Figure 7-62 PBA Offset/PBA BIR Register for MSI-X 786

Figure 7-63 Message Address Register for MSI-X Table Entries 787

Figure 7-64 Message Upper Address Register for MSI-X Table Entries 787

Figure 7-65 Message Data Register for MSI-X Table Entries 788

Figure 7-66 Vector Control Register for MSI-X Table Entries 788

Figure 7-67 Pending Bits Register for MSI-X PBA Entries 789

Figure 7-68 Secondary PCI Express Extended Capability Structure 791

Figure 7-69 Secondary PCI Express Extended Capability Header 792

Figure 7-70 Link Control 3 Register 792

Figure 7-71 Lane Error Status Register 793

Figure 7-72 Lane Equalization Control Register 794

Figure 7-73 Lane Equalization Control Register Entry 794

Figure 7-74 Data Link Feature Extended Capability 797

Figure 7-75 Data Link Feature Extended Capability Header 797

Figure 7-76 Data Link Feature Capabilities Register 798

Figure 7-77 Data Link Feature Status Register 798

Figure 7-78 Physical Layer 16.0 GT/s Extended Capability 800

Figure 7-79 Physical Layer 16.0 GT/s Extended Capability Header 800

Figure 7-80 16.0 GT/s Capabilities Register 801

Figure 7-81 16.0 GT/s Control Register 801

Figure 7-82 16.0 GT/s Status Register 802

Figure 7-83 16.0 GT/s Local Data Parity Mismatch Status Register 803

Figure 7-84 16.0 GT/s First Retimer Data Parity Mismatch Status Register 803

Figure 7-85 16.0 GT/s Second Retimer Data Parity Mismatch Status Register 804

Figure 7-86 16.0 GT/s Lane Equalization Control Register Entry 805

Figure 7-87 Physical Layer 32.0 GT/s Extended Capability 807

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 7-88 Physical Layer 32.0 GT/s Extended Capability Header 807

Figure 7-89 32.0 GT/s Capabilities Register 808

Figure 7-90 32.0 GT/s Control Register 809

Figure 7-91 32.0 GT/s Status Register 810

Figure 7-92 Received Modified TS Data 1 Register 811

Figure 7-93 Received Modified TS Data 2 Register 812

Figure 7-94 Transmitted Modified TS Data 1 Register 814

Figure 7-95 Transmitted Modified TS Data 2 Register 815

Figure 7-96 32.0 GT/s Lane Equalization Control Register Entry 816

Figure 7-97 Lane Margining at the Receiver Extended Capability 818

Figure 7-98 Lane Margining at the Receiver Extended Capability Header 819

Figure 7-99 Margining Port Capabilities Register 819

Figure 7-100 Margining Port Status Register 820

Figure 7-101 Lane N: Margining Control Register Entry 821

Figure 7-102 Lane N: Margining Lane Status Register Entry 822

Figure 7-103 ACS Extended Capability 823

Figure 7-104 ACS Extended Capability Header 823

Figure 7-105 ACS Capability Register 824

Figure 7-106 ACS Control Register 825

Figure 7-107 Egress Control Vector Register 828

Figure 7-108 Power Budgeting Extended Capability 829

Figure 7-109 Power Budgeting Extended Capability Header 830

Figure 7-110 Power Budgeting Data Register 831

Figure 7-111 Power Budgeting Capability Register 833

Figure 7-112 LTR Extended Capability Structure 833

Figure 7-113 LTR Extended Capability Header 834

Figure 7-114 Max Snoop Latency Register 834

Figure 7-115 Max No-Snoop Latency Register 835

Figure 7-116 L1 PM Substates Extended Capability 836

Figure 7-117 L1 PM Substates Extended Capability Header 836

Figure 7-118 L1 PM Substates Capabilities Register 837

Figure 7-119 L1 PM Substates Control 1 Register 838

Figure 7-120 L1 PM Substates Control 2 Register 840

Figure 7-121 L1 PM Substates Status Register 841

Figure 7-122 Advanced Error Reporting Extended Capability Structure 842

Figure 7-123 Advanced Error Reporting Extended Capability Header 843

Figure 7-124 Uncorrectable Error Status Register 844

Figure 7-125 Uncorrectable Error Mask Register 845

Figure 7-126 Uncorrectable Error Severity Register 847

Figure 7-127 Correctable Error Status Register 848

Figure 7-128 Correctable Error Mask Register 849

Figure 7-129 Advanced Error Capabilities and Control Register 850

Figure 7-130 Header Log Register 851

Figure 7-131 Root Error Command Register 852

Figure 7-132 Root Error Status Register 853

Figure 7-133 Error Source Identification Register 854

Figure 7-134 TLP Prefix Log Register 855

Figure 7-135 First DW of Enhanced Allocation Capability 856

Figure 7-136 Second DW of Enhanced Allocation Capability 857

Figure 7-137 First DW of Each Entry for Enhanced Allocation Capability 857

Figure 7-138 Format of Entry for Enhanced Allocation Capability 859

Figure 7-139 Example Entry with 64b Base and 64b MaxOffset 861

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 7-140 Example Entry with 64b Base and 32b MaxOffset 861

Figure 7-141 Example Entry with 32b Base and 64b MaxOffset 862

Figure 7-142 Example Entry with 32b Base and 32b MaxOffset 862

Figure 7-143 Resizable BAR Extended Capability 864

Figure 7-144 Resizable BAR Extended Capability Header 864

Figure 7-145 Resizable BAR Capability Register 865

Figure 7-146 Resizable BAR Control Register 867

Figure 7-147 ARI Extended Capability 869

Figure 7-148 ARI Extended Capability Header 870

Figure 7-149 ARI Capability Register 870

Figure 7-150 ARI Control Register 871

Figure 7-151 PASID Extended Capability Structure 872

Figure 7-152 PASID Extended Capability Header 872

Figure 7-153 PASID Capability Register 873

Figure 7-154 PASID Control Register 873

Figure 7-155 FRS Queueing Extended Capability 874

Figure 7-156 FRS Queueing Extended Capability Header 875

Figure 7-157 FRS Queueing Capability Register 875

Figure 7-158 FRS Queueing Status Register 876

Figure 7-159 FRS Queueing Control Register 877

Figure 7-160 FRS Message Queue Register 877

Figure 7-161 FPB Capability Structure 878

Figure 7-162 FPB Capability Header 878

Figure 7-163 FPB Capabilities Register 879

Figure 7-164 FPB RID Vector Control 1 Register 881

Figure 7-165 FPB RID Vector Control 2 Register 882

Figure 7-166 FPB MEM Low Vector Control Register 883

Figure 7-167 FPB MEM High Vector Control 1 Register 884

Figure 7-168 FPB MEM High Vector Control 2 Register 886

Figure 7-169 FPB Vector Access Control Register 887

Figure 7-170 FPB Vector Access Data Register 888

Figure 7-171 Virtual Channel Extended Capability Structure 890

Figure 7-172 Virtual Channel Extended Capability Header 891

Figure 7-173 Port VC Capability Register 1 891

Figure 7-174 Port VC Capability Register 2 892

Figure 7-175 Port VC Control Register 893

Figure 7-176 Port VC Status Register 894

Figure 7-177 VC Resource Capability Register 895

Figure 7-178 VC Resource Control Register 896

Figure 7-179 VC Resource Status Register 897

Figure 7-180 Example VC Arbitration Table with 32 Phases 899

Figure 7-181 Example Port Arbitration Table with 128 Phases and 2-bit Table Entries 900

Figure 7-182 MFVC Capability Structure 902

Figure 7-183 MFVC Extended Capability Header 903

Figure 7-184 MFVC Port VC Capability Register 1 903

Figure 7-185 MFVC Port VC Capability Register 2 904

Figure 7-186 MFVC Port VC Control Register 905

Figure 7-187 MFVC Port VC Status Register 906

Figure 7-188 MFVC VC Resource Capability Register 907

Figure 7-189 MFVC VC Resource Control Register 908

Figure 7-190 MFVC VC Resource Status Register 909

Figure 7-191 Device Serial Number Extended Capability Structure 912

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 7-192 Device Serial Number Extended Capability Header 912

Figure 7-193 Serial Number Register 913

Figure 7-194 Vendor-Specific Capability 913

Figure 7-195 VSEC Capability Structure 914

Figure 7-196 Vendor-Specific Extended Capability Header 915

Figure 7-197 Vendor-Specific Header 915

Figure 7-198 Designated Vendor-Specific Extended Capability 916

Figure 7-199 Designated Vendor-Specific Extended Capability Header 917

Figure 7-200 Designated Vendor-Specific Header 1 917

Figure 7-201 Designated Vendor-Specific Header 2 918

Figure 7-202 RCRB Header Extended Capability Structure 919

Figure 7-203 RCRB Header Extended Capability Header 919

Figure 7-204 RCRB Vendor ID and Device ID register 920

Figure 7-205 RCRB Capabilities register 920

Figure 7-206 RCRB Control register 921

Figure 7-207 Root Complex Link Declaration Extended Capability 922

Figure 7-208 Root Complex Link Declaration Extended Capability Header 923

Figure 7-209 Element Self Description Register 923

Figure 7-210 Link Entry 924

Figure 7-211 Link Description Register 925

Figure 7-212 Link Address for Link Type 0 926

Figure 7-213 Link Address for Link Type 1 927

Figure 7-214 Root Complex Internal Link Control Extended Capability 928

Figure 7-215 Root Complex Internal Link Control Extended Capability Header 928

Figure 7-216 Root Complex Link Capabilities Register 929

Figure 7-217 Root Complex Link Control Register 931

Figure 7-218 Root Complex Link Status Register 932

Figure 7-219 Root Complex Event Collector Endpoint Association Extended Capability 934

Figure 7-220 Root Complex Event Collector Endpoint Association Extended Capability Header 934

Figure 7-221 RCEC Associated Bus Numbers Register 935

Figure 7-222 Multicast Extended Capability Structure 936

Figure 7-223 Multicast Extended Capability Header 937

Figure 7-224 Multicast Capability Register 937

Figure 7-225 Multicast Control Register 938

Figure 7-226 MC\_Base\_Address Register 939

Figure 7-227 MC\_Receive Register 939

Figure 7-228 MC\_Block\_All Register 940

Figure 7-229 MC\_Block\_Untranslated Register 940

Figure 7-230 MC\_Overlay\_BAR Register 941

Figure 7-231 Dynamic Power Allocation Extended Capability Structure 942

Figure 7-232 DPA Extended Capability Header 942

Figure 7-233 DPA Capability Register 943

Figure 7-234 DPA Latency Indicator Register 944

Figure 7-235 DPA Status Register 944

Figure 7-236 DPA Control Register 945

Figure 7-237 DPA Power Allocation Array 945

Figure 7-238 Substate Power Allocation Register (0 to Substate\_Max) 946

Figure 7-239 TPH Extended Capability Structure 946

Figure 7-240 TPH Requester Extended Capability Header 946

Figure 7-241 TPH Requester Capability Register 947

Figure 7-242 TPH Requester Control Register 948

Figure 7-243 TPH ST Table 949

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 7-244 TPH ST Table Entry 949

Figure 7-245 LN Requester Extended Capability 950

Figure 7-246 LNR Extended Capability Header 950

Figure 7-247 LNR Capability Register 951

Figure 7-248 LNR Control Register 951

Figure 7-249 DPC Extended Capability 953

Figure 7-250 DPC Extended Capability Header 953

Figure 7-251 DPC Capability Register 954

Figure 7-252 DPC Control Register 955

Figure 7-253 DPC Status Register 957

Figure 7-254 DPC Error Source ID Register 959

Figure 7-255 RP PIO Status Register 959

Figure 7-256 RP PIO Mask Register 960

Figure 7-257 RP PIO Severity Register 961

Figure 7-258 RP PIO SysError Register 962

Figure 7-259 RP PIO Exception Register 963

Figure 7-260 RP PIO Header Log Register 964

Figure 7-261 RP PIO ImpSpec Log Register 964

Figure 7-262 RP PIO TLP Prefix Log Register 965

Figure 7-263 PTM Capability Structure 966

Figure 7-264 PTM Extended Capability Header 966

Figure 7-265 PTM Capability Register 967

Figure 7-266 PTM Control Register 968

Figure 7-267 Readiness Time Reporting Extended Capability 970

Figure 7-268 Readiness Time Encoding 970

Figure 7-269 Readiness Time Reporting Extended Capability Header 970

Figure 7-270 Readiness Time Reporting 1 Register 971

Figure 7-271 Readiness Time Reporting 2 Register 972

Figure 7-272 Hierarchy ID Extended Capability 974

Figure 7-273 Hierarchy ID Extended Capability Header 974

Figure 7-274 Hierarchy ID Status Register 975

Figure 7-275 Hierarchy ID Data Register 976

Figure 7-276 Hierarchy ID GUID 1 Register 977

Figure 7-277 Hierarchy ID GUID 2 Register 977

Figure 7-278 Hierarchy ID GUID 3 Register 978

Figure 7-279 Hierarchy ID GUID 4 Register 978

Figure 7-280 Hierarchy ID GUID 5 Register 979

Figure 7-281 VPD Capability Structure 980

Figure 7-282 VPD Address Register 980

Figure 7-283 VPD Data Register 981

Figure 7-284 NPEM Extended Capability 982

Figure 7-285 NPEM Extended Capability Header 982

Figure 7-286 NPEM Capability Register 983

Figure 7-287 NPEM Control Register 984

Figure 7-288 NPEM Status Register 986

Figure 7-289 Alternate Protocol Extended Capability 987

Figure 7-290 Alternate Protocol Extended Capability Header 987

Figure 7-291 Alternate Protocol Capabilities Register 988

Figure 7-292 Alternate Protocol Control Register 988

Figure 7-293 Alternate Protocol Data 1 Register 989

Figure 7-294 Alternate Protocol Data 2 Register 990

Figure 7-295 Alternate Protocol Selective Enable Mask Register 990

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 7-296 Conventional PCI Advanced Features Capability (AF) 991

Figure 7-297 Advanced Features Capability Header 991

Figure 7-298 AF Capabilities Register 992

Figure 7-299 Conventional PCI Advanced Features Control Register 992

Figure 7-300 AF Status Register 993

Figure 7-301 SFI Extended Capability 994

Figure 7-302 SFI Extended Capability Header 994

Figure 7-303 SFI Capability Register 995

Figure 7-304 SFI Control Register 995

Figure 7-305 SFI Status Register 997

Figure 7-306 SFI CAM Address Register 998

Figure 7-307 SFI CAM Data Register 998

Figure 7-308 Subsystem ID and Sybsystem Vendor ID Capability 999

Figure 8-1 Tx Test Board for Non-Embedded Refclk 1002

Figure 8-2 Tx Test board for Embedded Refclk 1003

Figure 8-3 Single-ended and Differential Levels 1005

Figure 8-4 Tx Equalization FIR Representation 1006

Figure 8-5 Definition of Tx Voltage Levels and Equalization Ratios 1007

Figure 8-6 Waveform Measurement Points for Pre-shoot 1009

Figure 8-7 Waveform Measurement Points for De-emphasis 1010

Figure 8-8 V TX-DIFF-PP and V TX-DIFF-PP-LOW Measurement 1011

Figure 8-9 Transmit Equalization Coefficient Space Triangular Matrix Example 1012

Figure 8-10 Measuring V TX-EIEOS-FS and V TX-EIEOS-RS at 8.0 GT/s 1014

Figure 8-11 Compliance Pattern and Resulting Package Loss Test Waveform 1015

Figure 8-12 2.5 and 5.0 GT/s Transmitter Margining Voltage Levels and Codes 1017

Figure 8-13 First Order CC Behavioral CDR Transfer Functions 1020

Figure 8-14 2nd Order Behavioral SRIS CDR Transfer Functions for 2.5 GT/s and 5.0 GT/s 1021

Figure 8-15 Behavioral SRIS CDR Function for 8.0 GT/s and SRIS and CC CDR for 16.0 GT/s 1022

Figure 8-16 Relation Between Data Edge PDFs and Recovered Data Clock 1024

Figure 8-17 Derivation of T TX-UTJ and T TX-UDJDD 1025

Figure 8-18 PWJ Relative to Consecutive Edges 1 UI Apart 1026

Figure 8-19 Definition of T TX-UPW-DJDD and T TX-UPW-TJ Data Rate Dependent Transmitter Parameters 1027

Figure 8-20 Tx, Rx Differential Return Loss Mask with 50 Ohm Reference 1031

Figure 8-21 Tx, Rx Common Mode Return Loss Mask with 50 Ohm Reference 1032

Figure 8-22 Rx Testboard Topology for 16.0 and 32.0 GT/s 1035

Figure 8-23 Example Calibration Channel IL Mask Excluding Rx Package for 8.0 GT/s 1036

Figure 8-24 Example 16.0 GT/s Calibration Channel 1039

Figure 8-25 Stackup for Example 16.0 GT/s Calibration Channel 1039

Figure 8-26 CEM Connector Drill Hole Pad Stack 1040

Figure 8-27 Pad Stack for SMA Drill Holes 1041

Figure 8-28 Example 32.0 GT/s Calibration Channel 1043

Figure 8-29 Stack-up for Example 32.0 GT/s Calibration Channel 1043

Figure 8-30 Transfer Function for 8.0 GT/s Behavioral CTLE 1045

Figure 8-31 Loss Curves for 8.0 GT/s Behavioral CTLE 1045

Figure 8-32 Loss Curves for 16.0 GT/s Behavioral CTLE 1046

Figure 8-33 Loss Curves for 32.0 GT/s Behavioral CTLE 1048

Figure 8-34 Variables Definition and Diagram for 1-tap DFE 1049

Figure 8-35 Diagram for 2-tap DFE 1049

Figure 8-36 Layout for Calibrating the Stressed Jitter Eye at 8.0 GT/s 1052

Figure 8-37 Layout for Calibrating the Stressed Jitter Eye at 16.0 GT/s 1053

Figure 8-38 Sj Mask for Receivers Operating in IR mode at 8.0 GT/s 1056

Figure 8-39 Sj Mask for Receivers Operating in SRIS mode at 16.0 GT/s 1057

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 8-40 Sj Mask for Receivers Operating in CC mode at 16.0 GT/s 1058

Figure 8-41 Sj Mask for Receivers Operating in SRIS mode at 32.0 GT/s 1059

Figure 8-42 Sj Mask for Receivers Operating in CC mode at 32.0 GT/s 1060

Figure 8-43 Sj Masks for Receivers Operating in CC Mode at 8.0 GT/s 1061

Figure 8-44 Layout for Jitter Testing Common Refclk Rx at 16.0 GT/s 1062

Figure 8-45 Layout for Jitter Testing for Independent Refclk Rx at 16.0 GT/s 1062

Figure 8-46 Exit from Idle Voltage and Time Margins 1065

Figure 8-47 Allowed Ranges for Maximum Timing and Voltage Margins 1066

Figure 8-48 Flow Diagram for Channel Tolerancing at 2.5 and 5.0 GT/s 1070

Figure 8-49 Flow Diagram for Channel Tolerancing at 8.0 and 16.0 GT/s 1071

Figure 8-50 Tx/Rx Behavioral Package Models 1072

Figure 8-51 Behavioral Tx and Rx S-Port Designation for 8.0 and 16.0 GT/s Packages 1072

Figure 8-52 SDD21 Plots for Root and Non-Root Packages for 16.0 GT/s 1073

Figure 8-53 Insertion Loss for Root Reference Package for 32.0 GT/s 1074

Figure 8-54 Return Loss for Root Reference Package for 32.0 GT/s 1074

Figure 8-55 NEXT for Root Reference Package (Worst Case) for 32.0 GT/s 1075

Figure 8-56 FEXT for Root Reference Package (Worst Case) for 32.0 GT/s 1075

Figure 8-57 Insertion Loss for Non-Root Reference Package for 32.0 GT/s 1076

Figure 8-58 Return Loss for Non-Root Reference Package for 32.0 GT/s 1076

Figure 8-59 NEXT for Non-Root Reference Package (Worst Case) for 32.0 GT/s 1077

Figure 8-60 FEXT for Non-Root Reference Package (Worst Case) for 32.0 GT/s 1077

Figure 8-61 32.0 GT/s Reference Package Port Connections for Pin to Pin Channel Evaluation 1078

Figure 8-62 Example Derivation of 8.0 GT/s Jitter Parameters for 1080

Figure 8-63 EH, EW Mask 1082

Figure 8-64 Oscilloscope Refclk Test Setup For All Cases Except Jitter at 32.0 GT/s 1085

Figure 8-65 Single-Ended Measurement Points for Absolute Cross Point and Swing 1088

Figure 8-66 Single-Ended Measurement Points for Delta Cross Point 1088

Figure 8-67 Single-Ended Measurement Points for Rise and Fall Time Matching 1088

Figure 8-68 Differential Measurement Points for Duty Cycle and Period 1088

Figure 8-69 Differential Measurement Points for Rise and Fall Time 1089

Figure 8-70 Differential Measurement Points for Ringback 1089

Figure 8-71 Limits for phase jitter from the Reference with 5000 ppm SSC 1091

Figure 8-72 5 MHz PLL Transfer Function Example 1092

Figure 8-73 Common Refclk Rx Architecture for all Data Rates Except 32.0 GT/s 1093

Figure 8-74 Common Refclk PLL and CDR Characteristics for 2.5 GT/s 1094

Figure 8-75 Common Refclk PLL and CDR Characteristics for 5.0 GT/s 1095

Figure 8-76 Common Refclk PLL and CDR Characteristics for 8.0 and 16.0 GT/s 1095

Figure 8-77 Common Refclk PLL and CDR Characteristics for 32.0 GT/s 1095

Figure 9-1 Generic Platform Configuration 1099

Figure 9-2 Generic Platform Configuration with a VI and Multiple SI 1100

Figure 9-3 Generic Platform Configuration with SR-IOV and IOV Enablers 1102

Figure 9-4 Example Multi-Function Device 1104

Figure 9-5 Example SR-IOV Single PF Capable Device 1105

Figure 9-6 Example SR-IOV Multi-PF Capable Device 1107

Figure 9-7 Example SR-IOV Device with Multiple Bus Numbers 1109

Figure 9-8 Example SR-IOV Device with a Mixture of Function Types 1110

Figure 9-9 I/O Virtualization Interoperability 1111

Figure 9-10 BAR Space Example for Single BAR Device 1113

Figure 9-11 Initial VF Migration State Array 1118

Figure 9-12 VF Migration State Diagram 1119

Figure 9-13 SR-IOV Extended Capability 1122

Figure 9-14 SR-IOV Extended Capability Header 1122

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 9-15 SR-IOV Capabilities Register 1123

Figure 9-16 SR-IOV Control Register 1126

Figure 9-17 SR-IOV Status 1130

Figure 9-18 VF Migration State Array Offset 1136

Figure 9-19 VF Migration State Entry 1137

Figure 9-20 PF/VF Type 0 Configuration Space Header 1139

Figure 9-21 VF Resizable BAR Extended Capability 1152

Figure 9-22 VF Resizable BAR Extended Capability Header 1153

Figure 9-23 VF Resizable BAR Control Register 1154

Figure 9-24 MSI-X Capability 1166

Figure 10-1 Example Illustrating a Platform with TA, ATPT, and ATC Elements 1170

Figure 10-2 Example ATS Translation Request/Completion Exchange 1171

Figure 10-3 Example Multi-Function Device with ATC per Function 1173

Figure 10-4 Invalidation Protocol with a Single Invalidation Request and Completion 1174

Figure 10-5 Single Invalidate Request with Multiple Invalidate Completions 1176

Figure 10-6 Memory Request Header with 64-bit Address 1178

Figure 10-7 Memory Request Header with 32-bit Address 1179

Figure 10-8 64-bit Translation Request Header 1180

Figure 10-9 32-bit Translation Request Header 1180

Figure 10-10 Translation Completion with No Data 1182

Figure 10-11 Successful Translation Completion 1183

Figure 10-12 Translation Completion Data Entry 1184

Figure 10-13 Invalidate Request Message 1190

Figure 10-14 Invalidate Request Message Body 1191

Figure 10-15 Invalidate Completion Message Format 1192

Figure 10-16 Page Request Message 1198

Figure 10-17 Stop Marker Message 1201

Figure 10-18 PRG Response Message 1202

Figure 10-19 ATS Extended Capability Structure 1204

Figure 10-20 ATS Extended Capability Header 1204

Figure 10-21 ATS Capability Register (Offset 04h) 1205

Figure 10-22 ATS Control Register 1205

Figure 10-23 Page Request Extended Capability Structure 1206

Figure 10-24 Page Request Extended Capability Header 1207

Figure 10-25 Page Request Control Register 1207

Figure 10-26 Page Request Status Register 1208

Figure A-1 An Example Showing Endpoint-to-Root-Complex and Peer-to-Peer Communication Models 1211

Figure A-2 Two Basic Bandwidth Resourcing Problems: Over-Subscription and Congestion 1212

Figure A-3 A Simplified Example Illustrating PCI Express Isochronous Parameters 1216

Figure C-1 Scrambling Spectrum at 2.5 GT/s for Data Value of 0 1236

Figure E-1 Reference Topology for IDO Use 1243

Figure G-1 Device and Processor Connected Using a PMUX Link 1251

Figure G-2 PMUX Link 1252

Figure G-3 PMUX Packet Flow Through the Layers 1253

Figure G-4 PMUX Packet 1258

Figure G-5 TLP and PMUX Packet Framing (8b/10b Encoding) 1259

Figure G-6 TLP and PMUX Packet Framing (128b/130b Encoding) 1261

Figure G-7 PMUX Extended Capability 1264

Figure G-8 PMUX Extended Capability Header 1265

Figure G-9 PMUX Capability Register 1265

Figure G-10 PMUX Control Register 1267

Figure G-11 PMUX Status Register 1268

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure G-12 PMUX Protocol Array Entry............................................................................................................................1269

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Table of Tables**

Table 2-1 Transaction Types for Different Address Spaces 104

Table 2-2 Fmt[2:0] Field Values 108

Table 2-3 Fmt[2:0] and Type[4:0] Field Encodings 108

Table 2-4 Length[9:0] Field Encoding 110

Table 2-5 Address Field Mapping 114

Table 2-6 Header Field Locations for non-ARI ID Routing 115

Table 2-7 Header Field Locations for ARI ID Routing 115

Table 2-8 Byte Enables Location and Correspondence 118

Table 2-9 Ordering Attributes 126

Table 2-10 Cache Coherency Management Attribute 126

Table 2-11 Definition of TC Field Encodings 127

Table 2-12 Length Field Values for AtomicOp Requests 128

Table 2-13 TPH TLP Prefix Bit Mapping 131

Table 2-14 Location of PH[1:0] in TLP Header 132

Table 2-15 Processing Hint Encoding 132

Table 2-16 Location of ST[7:0] in TLP Headers 133

Table 2-17 Message Routing 135

Table 2-18 INTx Mechanism Messages 136

Table 2-19 Bridge Mapping for INTx Virtual Wires 138

Table 2-20 Power Management Messages 139

Table 2-21 Error Signaling Messages 140

Table 2-22 ERR\_COR Subclass (ECS) Field Encodings 141

Table 2-23 Unlock Message 142

Table 2-24 Set\_Slot\_Power\_Limit Message 142

Table 2-25 Vendor\_Defined Messages 143

Table 2-26 Notification Reason (NR) Field Encodings 145

Table 2-27 LN Messages 146

Table 2-28 DRS Message 147

Table 2-29 FRS Message 148

Table 2-30 Hierarchy ID Message 149

Table 2-31 Ignored Messages 150

Table 2-32 LTR Message 151

Table 2-33 OBFF Message 151

Table 2-34 Precision Time Measurement Messages 152

Table 2-35 Completion Status Field Values 154

Table 2-36 Local TLP Prefix Types 157

Table 2-37 End-End TLP Prefix Types 158

Table 2-38 Calculating Byte Count from Length and Byte Enables 172

Table 2-39 Calculating Lower Address from First DW BE 173

Table 2-40 Ordering Rules Summary 177

Table 2-41 TC to VC Mapping Example 185

Table 2-42 Flow Control Credit Types 188

Table 2-43 TLP Flow Control Credit Consumption 189

Table 2-44 Minimum Initial Flow Control Advertisements 190

Table 2-45 [Field Size] Values 192

Table 2-46 Maximum UpdateFC Transmission Latency Guidelines for 2.5 GT/s (Symbol Times) 197

Table 2-47 Maximum UpdateFC Transmission Latency Guidelines for 5.0 GT/s (Symbol Times) 197

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 2-48Maximum UpdateFC Transmission Latency Guidelines for 8.0 GT/s and Higher Data Rates (Symbol

Times) 198

Table 2-49 Mapping of Bits into ECRC Field 199

Table 3-1 Data Link Feature Supported Bit Definition 215

Table 3-2 Scaled Flow Control Scaling Factors 220

Table 3-3 DLLP Type Encodings 221

Table 3-4 HdrScale and DataScale Encodings 223

Table 3-5 Mapping of Bits into CRC Field 226

Table 3-6 Mapping of Bits into LCRC Field 230

Table 3-7 Maximum Ack Latency Limits for 2.5 GT/s (Symbol Times) 242

Table 3-8 Maximum Ack Latency Limits for 5.0 GT/s (Symbol Times) 243

Table 3-9 Maximum Ack Latency Limits for 8.0 GT/s and higher data rates (Symbol Times) 243

Table 4-1 Special Symbols 248

Table 4-2 Framing Token Encoding 258

Table 4-3 Equalization requirements under different conditions 279

Table 4-4 Transmitter Preset Encoding 287

Table 4-5 Receiver Preset Hint Encoding for 8.0 GT/s 287

Table 4-6 TS1 Ordered Set 290

Table 4-7 TS2 Ordered Set 294

Table 4-8 Modified TS1/TS2 Ordered Set (8b/10b encoding) 296

Table 4-9Modified TS Information 1 field in Modified TS1/TS2 Ordered Sets if Modified TS Usage = 010b (Alternate

Protocol) 300

Table 4-10 Electrical Idle Ordered Set (EIOS) for 2.5 GT/s and 5.0 GT/s Data Rates 301

Table 4-11 Electrical Idle Ordered Set (EIOS) for 8.0 GT/s and Above Data Rates 301

Table 4-12 Electrical Idle Exit Ordered Set (EIEOS) for 5.0 GT/s Data Rate 301

Table 4-13 Electrical Idle Exit Ordered Set (EIEOS) for 8.0 GT/s Data Rates 302

Table 4-14 Electrical Idle Exit Ordered Set (EIEOS) for 16.0 GT/s Data Rate 302

Table 4-15 Electrical Idle Exit Ordered Set (EIEOS) for 32.0 GT/s Data Rate 302

Table 4-16 Electrical Idle Inference Conditions 305

Table 4-17 FTS for 8.0 GT/s and Above Data Rates 307

Table 4-18 SDS Ordered Set (for 8.0 GT/s and 16.0 GT/s Data Rate) 308

Table 4-19 SDS Ordered Set (for 32.0 GT/s and higher Data Rate) 308

Table 4-20 Link Status Mapped to the LTSSM 315

Table 4-21 Compliance Pattern Settings 321

Table 4-22 Standard SKP Ordered Set with 128b/130b Encoding 384

Table 4-23 Control SKP Ordered Set with 128b/130b Encoding 385

Table 4-24 Illustration of Modified Compliance Pattern 389

Table 4-25 Margin Command Related Fields in the Control SKP Ordered Set 394

Table 4-26 Margin Commands and Corresponding Responses 397

Table 4-27 Maximum Retimer Exit Latency 415

Table 4-28 Inferring Electrical Idle 416

Table 4-29 Retimer Latency Limit not SRIS (Symbol times) 433

Table 4-30 Retimer Latency Limit SRIS (Symbol times) 433

Table 5-1 Summary of PCI Express Link Power Management States 443

Table 5-2 Relation Between Power Management States of Link and Components 449

Table 5-3 Encoding of the ASPM Support Field 474

Table 5-4 Description of the Slot Clock Configuration Bit 474

Table 5-5 Description of the Common Clock Configuration Bit 474

Table 5-6 Encoding of the L0s Exit Latency Field 475

Table 5-7 Encoding of the L1 Exit Latency Field 475

Table 5-8 Encoding of the Endpoint L0s Acceptable Latency Field 476

Table 5-9 Encoding of the Endpoint L1 Acceptable Latency Field 476

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 5-10 Encoding of the ASPM Control Field 476

Table 5-11 L1.2 Timing Parameters 489

Table 5-12 Power Management System Messages and DLLPs 490

Table 5-13 PCI Function State Transition Delays 492

Table 6-1 Error Messages 508

Table 6-2 General PCI Express Error List 520

Table 6-3 Physical Layer Error List 520

Table 6-4 Data Link Layer Error List 520

Table 6-5 Transaction Layer Error List 521

Table 6-6 Multi-Function Arbitration Error Model Example 545

Table 6-7 Elements of Hot-Plug 558

Table 6-8 Attention Indicator States 559

Table 6-9 Power Indicator States 560

Table 6-10 ACS P2P Request Redirect and ACS P2P Egress Control Interactions 586

Table 6-11 ECRC Rules for MC\_Overlay 598

Table 6-12 Processing Hint Mapping 606

Table 6-13 ST Modes of Operation 607

Table 6-14 PASID TLP Prefix 619

Table 6-15 Emergency Power Reduction Supported Values 641

Table 6-16 System GUID Authority ID Encoding 645

Table 6-17 Small Resource Data Type Tag Bit Definitions 659

Table 6-18 Large Resource Data Type Tag Bit Definitions 659

Table 6-19 Resource Data Type Flags for a Typical VPD 659

Table 6-20 Example of Add-in Serial Card Number 660

Table 6-21 VPD Large and Small Resource Data Tags 661

Table 6-22 VPD Read-Only Fields 661

Table 6-23 VPD Read/Write Fields 662

Table 6-24 VPD Example 663

Table 6-25 NPEM States 668

Table 7-1 Enhanced Configuration Address Mapping 677

Table 7-2 Register and Register Bit-Field Types 683

Table 7-3 Command Register 686

Table 7-4 Status Register 689

Table 7-5 Class Code Register 691

Table 7-6 Header Type Register 692

Table 7-7 BIST Register 693

Table 7-8 Memory Base Address Register Bits 2:1 Encoding 697

Table 7-9 Expansion ROM Base Address Register 701

Table 7-10 I/O Addressing Capability 706

Table 7-11 Secondary Status Register 707

Table 7-12 Bridge Control Register 710

Table 7-13 Power Management Capabilities Register 713

Table 7-14 Power Management Control/Status Register 715

Table 7-15 Data Register 717

Table 7-16 Power Consumption/Dissipation Reporting 717

Table 7-17 PCI Express Capability List Register 720

Table 7-18 PCI Express Capabilities Register 720

Table 7-19 Device Capabilities Register 722

Table 7-20 Device Control Register 726

Table 7-21 Device Status Register 731

Table 7-22 Link Capabilities Register 733

Table 7-23 Link Control Register 736

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-24 Link Status Register 742

Table 7-25 Slot Capabilities Register 744

Table 7-26 Slot Control Register 746

Table 7-27 Slot Status Register 749

Table 7-28 Root Control Register 751

Table 7-29 Root Capabilities Register 752

Table 7-30 Root Status Register 752

Table 7-31 Device Capabilities 2 Register 753

Table 7-32 Device Control 2 Register 758

Table 7-33 Link Capabilities 2 Register 761

Table 7-34 Link Control 2 Register 765

Table 7-35 Link Status 2 Register 768

Table 7-36 Slot Capabilities 2 Register 771

Table 7-37 PCI Express Extended Capability Header 773

Table 7-38 MSI Capability Header 776

Table 7-39 Message Control Register for MSI 776

Table 7-40 Message Address Register for MSI 778

Table 7-41 Message Upper Address Register for MSI 778

Table 7-42 Message Data Register for MSI 779

Table 7-43 Extended Message Data Register for MSI 779

Table 7-44 Mask Bits Register for MSI 780

Table 7-45 Pending Bits Register for MSI 781

Table 7-46 MSI-X Capability Header 784

Table 7-47 Message Control Register for MSI-X 785

Table 7-48 Table Offset/Table BIR Register for MSI-X 786

Table 7-49 PBA Offset/PBA BIR Register for MSI-X 786

Table 7-50 Message Address Register for MSI-X Table Entries 787

Table 7-51 Message Upper Address Register for MSI-X Table Entries 787

Table 7-52 Message Data Register for MSI-X Table Entries 788

Table 7-53 Vector Control Register for MSI-X Table Entries 788

Table 7-54 Pending Bits Register for MSI-X PBA Entries 789

Table 7-55 Secondary PCI Express Extended Capability Header 792

Table 7-56 Link Control 3 Register 792

Table 7-57 Lane Error Status Register 794

Table 7-58 Lane Equalization Control Register Entry 795

Table 7-59 Data Link Feature Extended Capability Header 797

Table 7-60 Data Link Feature Capabilities Register 798

Table 7-61 Data Link Feature Status Register 799

Table 7-62 Physical Layer 16.0 GT/s Extended Capability Header 801

Table 7-63 16.0 GT/s Capabilities Register 801

Table 7-64 16.0 GT/s Control Register 801

Table 7-65 16.0 GT/s Status Register 802

Table 7-66 16.0 GT/s Local Data Parity Mismatch Status Register 803

Table 7-67 16.0 GT/s First Retimer Data Parity Mismatch Status Register 804

Table 7-68 16.0 GT/s Second Retimer Data Parity Mismatch Status Register 804

Table 7-69 16.0 GT/s Lane Equalization Control Register Entry 805

Table 7-70 Physical Layer 32.0 GT/s Extended Capability Header 808

Table 7-71 32.0 GT/s Capabilities Register 808

Table 7-72 32.0 GT/s Control Register 809

Table 7-73 32.0 GT/s Status Register 810

Table 7-74 Received Modified TS Data 1 Register 812

Table 7-75 Received Modified TS Data 2 Register 813

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-76 Transmitted Modified TS Data 1 Register 814

Table 7-77 Transmitted Modified TS Data 2 Register 815

Table 7-78 32.0 GT/s Lane Equalization Control Register Entry 816

Table 7-79 Lane Margining at the Receiver Extended Capability Header 819

Table 7-80 Margining Port Capabilities Register 819

Table 7-81 Margining Port Status Register 820

Table 7-82 Lane N: Margining Control Register Entry 821

Table 7-83 Lane N: Margining Lane Status Register Entry 822

Table 7-84 ACS Extended Capability Header 823

Table 7-85 ACS Capability Register 824

Table 7-86 ACS Control Register 825

Table 7-87 Egress Control Vector Register 828

Table 7-88 Power Budgeting Extended Capability Header 830

Table 7-89 Power Budgeting Data Register 831

Table 7-90 Power Budgeting Capability Register 833

Table 7-91 LTR Extended Capability Header 834

Table 7-92 Max Snoop Latency Register 834

Table 7-93 Max No-Snoop Latency Register 835

Table 7-94 L1 PM Substates Extended Capability Header 836

Table 7-95 L1 PM Substates Capabilities Register 837

Table 7-96 L1 PM Substates Control 1 Register 838

Table 7-97 L1 PM Substates Control 2 Register 840

Table 7-98 L1 PM Substates Status Register 841

Table 7-99 Advanced Error Reporting Extended Capability Header 843

Table 7-100 Uncorrectable Error Status Register 844

Table 7-101 Uncorrectable Error Mask Register 846

Table 7-102 Uncorrectable Error Severity Register 847

Table 7-103 Correctable Error Status Register 848

Table 7-104 Correctable Error Mask Register 849

Table 7-105 Advanced Error Capabilities and Control Register 850

Table 7-106 Header Log Register 851

Table 7-107 Root Error Command Register 852

Table 7-108 Root Error Status Register 853

Table 7-109 Error Source Identification Register 854

Table 7-110 TLP Prefix Log Register 855

Table 7-111 First DW of Enhanced Allocation Capability 856

Table 7-112 Second DW of Enhanced Allocation Capability 857

Table 7-113 First DW of Each Entry for Enhanced Allocation Capability 858

Table 7-114Enhanced Allocation Entry Field Value Definitions for both the Primary Properties and Secondary

Properties Fields 860

Table 7-115 Resizable BAR Extended Capability Header 864

Table 7-116 Resizable BAR Capability Register 865

Table 7-117 Resizable BAR Control Register 867

Table 7-118 ARI Extended Capability Header 870

Table 7-119 ARI Capability Register 870

Table 7-120 ARI Control Register 871

Table 7-121 PASID Extended Capability Header 872

Table 7-122 PASID Capability Register 873

Table 7-123 PASID Control Register 874

Table 7-124 FRS Queueing Extended Capability Header 875

Table 7-125 FRS Queueing Capability Register 875

Table 7-126 FRS Queueing Status Register 876

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-127 FRS Queueing Control Register 877

Table 7-128 FRS Message Queue Register 877

Table 7-129 FPB Capability Header 879

Table 7-130 FPB Capabilities Register 879

Table 7-131 FPB RID Vector Control 1 Register 881

Table 7-132 FPB RID Vector Control 2 Register 882

Table 7-133 FPB MEM Low Vector Control Register 883

Table 7-134 FPB MEM High Vector Control 1 Register 884

Table 7-135 FPB MEM High Vector Control 2 Register 886

Table 7-136 FPB Vector Access Control Register 887

Table 7-137 FPB Vector Access Data Register 888

Table 7-138 Virtual Channel Extended Capability Header 891

Table 7-139 Port VC Capability Register 1 892

Table 7-140 Port VC Capability Register 2 893

Table 7-141 Port VC Control Register 893

Table 7-142 Port VC Status Register 894

Table 7-143 VC Resource Capability Register 895

Table 7-144 VC Resource Control Register 896

Table 7-145 VC Resource Status Register 898

Table 7-146 Definition of the 4-bit Entries in the VC Arbitration Table 899

Table 7-147 Length of the VC Arbitration Table 899

Table 7-148 Length of Port Arbitration Table 900

Table 7-149 MFVC Extended Capability Header 903

Table 7-150 MFVC Port VC Capability Register 1 904

Table 7-151 MFVC Port VC Capability Register 2 905

Table 7-152 MFVC Port VC Control Register 905

Table 7-153 MFVC Port VC Status Register 906

Table 7-154 MFVC VC Resource Capability Register 907

Table 7-155 MFVC VC Resource Control Register 908

Table 7-156 MFVC VC Resource Status Register 909

Table 7-157 Length of Function Arbitration Table 911

Table 7-158 Device Serial Number Extended Capability Header 912

Table 7-159 Serial Number Register 913

Table 7-160 Vendor-Specific Capability 914

Table 7-161 Vendor-Specific Extended Capability Header 915

Table 7-162 Vendor-Specific Header 916

Table 7-163 Designated Vendor-Specific Extended Capability Header 917

Table 7-164 Designated Vendor-Specific Header 1 918

Table 7-165 Designated Vendor-Specific Header 2 918

Table 7-166 RCRB Header Extended Capability Header 919

Table 7-167 RCRB Vendor ID and Device ID register 920

Table 7-168 RCRB Capabilities register 920

Table 7-169 RCRB Control register 921

Table 7-170 Root Complex Link Declaration Extended Capability Header 923

Table 7-171 Element Self Description Register 923

Table 7-172 Link Description Register 925

Table 7-173 Link Address for Link Type 1 927

Table 7-174 Root Complex Internal Link Control Extended Capability Header 928

Table 7-175 Root Complex Link Capabilities Register 929

Table 7-176 Root Complex Link Control Register 932

Table 7-177 Root Complex Link Status Register 933

Table 7-178 Root Complex Event Collector Endpoint Association Extended Capability Header 934

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-179 RCEC Associated Bus Numbers Register 935

Table 7-180 Multicast Extended Capability Header 937

Table 7-181 Multicast Capability Register 937

Table 7-182 Multicast Control Register 938

Table 7-183 MC\_Base\_Address Register 939

Table 7-184 MC\_Receive Register 939

Table 7-185 MC\_Block\_All Register 940

Table 7-186 MC\_Block\_Untranslated Register 941

Table 7-187 MC\_Overlay\_BAR Register 941

Table 7-188 DPA Extended Capability Header 942

Table 7-189 DPA Capability Register 943

Table 7-190 DPA Latency Indicator Register 944

Table 7-191 DPA Status Register 944

Table 7-192 DPA Control Register 945

Table 7-193 Substate Power Allocation Register (0 to Substate\_Max) 946

Table 7-194 TPH Requester Extended Capability Header 947

Table 7-195 TPH Requester Capability Register 947

Table 7-196 TPH Requester Control Register 948

Table 7-197 TPH ST Table Entry 949

Table 7-198 LNR Extended Capability Header 950

Table 7-199 LNR Capability Register 951

Table 7-200 LNR Control Register 951

Table 7-201 DPC Extended Capability Header 954

Table 7-202 DPC Capability Register 954

Table 7-203 DPC Control Register 955

Table 7-204 DPC Status Register 957

Table 7-205 DPC Error Source ID Register 959

Table 7-206 RP PIO Status Register 959

Table 7-207 RP PIO Mask Register 960

Table 7-208 RP PIO Severity Register 961

Table 7-209 RP PIO SysError Register 962

Table 7-210 RP PIO Exception Register 963

Table 7-211 RP PIO Header Log Register 964

Table 7-212 RP PIO ImpSpec Log Register 964

Table 7-213 RP PIO TLP Prefix Log Register 965

Table 7-214 PTM Extended Capability Header 966

Table 7-215 PTM Capability Register 967

Table 7-216 PTM Control Register 968

Table 7-217 Readiness Time Reporting Extended Capability Header 971

Table 7-218 Readiness Time Reporting 1 Register 971

Table 7-219 Readiness Time Reporting 2 Register 972

Table 7-220 Hierarchy ID Extended Capability Header 974

Table 7-221 Hierarchy ID Status Register 975

Table 7-222 Hierarchy ID Data Register 976

Table 7-223 Hierarchy ID GUID 1 Register 977

Table 7-224 Hierarchy ID GUID 2 Register 977

Table 7-225 Hierarchy ID GUID 3 Register 978

Table 7-226 Hierarchy ID GUID 4 Register 978

Table 7-227 Hierarchy ID GUID 5 Register 979

Table 7-228 VPD Address Register 981

Table 7-229 VPD Data Register 981

Table 7-230 NPEM Extended Capability Header 982

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-231 NPEM Capability Register 983

Table 7-232 NPEM Control Register 984

Table 7-233 NPEM Status Register 986

Table 7-234 Alternate Protocol Extended Capability Header 987

Table 7-235 Alternate Protocol Capabilities Register 988

Table 7-236 Alternate Protocol Control Register 989

Table 7-237 Alternate Protocol Data 1 Register 989

Table 7-238 Alternate Protocol Data 2 Register 990

Table 7-239 Alternate Protocol Selective Enable Mask Register 990

Table 7-240 Advanced Features Capability Header 991

Table 7-241 AF Capabilities Register 992

Table 7-242 Conventional PCI Advanced Features Control Register 992

Table 7-243 AF Status Register 993

Table 7-244 SFI Extended Capability Header 994

Table 7-245 SFI Capability Register 995

Table 7-246 SFI Control Register 995

Table 7-247 SFI Status Register 997

Table 7-248 SFI CAM Address Register 998

Table 7-249 SFI CAM Data Register 998

Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability 999

Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values 1007

Table 8-2 Preset Measurement Cross Reference Table 1010

Table 8-3 Cases that the Reference Packages and ps21TX Parameter are Normative 1015

Table 8-4 Recommended De-embedding Cutoff Frequency 1018

Table 8-5 Tx Measurement and Post Processing For Different Refclks 1019

Table 8-6 Data Rate Dependent Transmitter Parameters 1027

Table 8-7 Data Rate Independent Tx Parameters 1033

Table 8-8 Calibration Channel IL Limits 1036

Table 8-9 Stressed Jitter Eye Parameters 1053

Table 8-10 Common Receiver Parameters 1063

Table 8-11 Lane Margining Timing 1066

Table 8-12 Package Model Capacitance Values 1072

Table 8-13 Jitter/Voltage Parameters for Channel Tolerancing 1080

Table 8-14 Channel Tolerancing Eye Mask Values 1083

Table 8-15 EIEOS Signaling Parameters 1085

Table 8-16 REFCLK DC Specifications and AC Timing Requirements 1086

Table 8-17 Data Rate Independent Refclk Parameters 1089

Table 8-18 Jitter Limits for CC Architecture 1095

Table 8-19 Form Factor Clocking Architecture Requirements 1096

Table 8-20 Form Factor Common Clock Architecture Details 1097

Table 8-21 Form Factor Clocking Architecture Requirements Example 1097

Table 8-22 Form Factor Common Clock Architecture Details Example 1097

Table 9-1 VF Routing ID Algorithm 1114

Table 9-2 SR-IOV VF Migration State Table 1119

Table 9-3 SR-IOV Extended Capability Header 1123

Table 9-4 SR-IOV Capabilities Register 1123

Table 9-5 SR-IOV Control Register 1126

Table 9-6 SR-IOV Status 1130

Table 9-7 BAR Offsets 1135

Table 9-8 VF Migration State Array Offset 1136

Table 9-9 VF Migration State Entry 1137

Table 9-10 VF Migration State Descriptions 1137

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 9-11 SR-PCIM Initiated VF Migration State Transitions 1137

Table 9-12 MR-PCIM Initiated VF Migration State Transitions 1138

Table 9-13 Command Register Changes 1140

Table 9-14 Status Register Changes 1140

Table 9-15 Device Capabilities Register Changes 1143

Table 9-16 Device Control Register Changes 1143

Table 9-17 Device Status Register Changes 1144

Table 9-18 Link Control Register Changes 1145

Table 9-19 Device Capabilities 2 Register Changes 1145

Table 9-20 Device Control 2 Register Changes 1146

Table 9-21 Link Status 2 Register Changes 1147

Table 9-22 SR-IOV Usage of PCI Standard Capabilities 1147

Table 9-23 SR-IOV Usage of PCI Express Extended Capabilities 1149

Table 9-24 VF Resizable BAR Extended Capability Header 1153

Table 9-25 VF Resizable BAR Control Register 1154

Table 9-26 ACS Capability Register Changes 1155

Table 9-27 ARI Capability Register Changes 1156

Table 9-28 ATS Capability Register 1157

Table 9-29 ATS Control Register Changes 1157

Table 9-30 Multicast Capability Register Changes 1158

Table 9-31 Multicast Control Register Changes 1158

Table 9-32 Multicast Base Address Register Changes 1158

Table 9-33 Uncorrectable Error Status Register Changes 1161

Table 9-34 Uncorrectable Error Mask Register Changes 1161

Table 9-35 Uncorrectable Error Severity Register Changes 1162

Table 9-36 Correctable Error Status Register Changes 1163

Table 9-37 Correctable Error Mask Register Changes 1163

Table 9-38 Advanced Error Capabilities and Control Register Changes 1164

Table 9-39 Header Log Register changes 1164

Table 9-40 MSI Capability: Message Control 1165

Table 9-41 SR-IOV Power Management Control/Status (PMCSR) 1168

Table 9-42 SR-IOV Power Management Data Register 1168

Table 10-1 Address Type (AT) Field Encodings 1179

Table 10-2 Translation Completion with No Data Status Codes 1183

Table 10-3 Translation Completion Data Fields 1184

Table 10-4 Examples of Translation Size Using S Field 1186

Table 10-5 Page Request Message Data Fields 1198

Table 10-6 PRG Response Message Data Fields 1203

Table 10-7 Response Codes 1203

Table 10-8 ATS Extended Capability Header 1204

Table 10-9 ATS Capability Register (Offset 04h) 1205

Table 10-10 ATS Control Register 1206

Table 10-11 Page Request Extended Capability Header 1207

Table 10-12 Page Request Control Register 1207

Table 10-13 Page Request Status Register 1208

Table A-1 Isochronous Bandwidth Ranges and Granularities 1214

Table B-1 8b/10b Data Symbol Codes 1221

Table B-2 8b/10b Special Character Symbol Codes 1230

Table F-1 Message Code Usage 1249

Table F-2 PCI-SIG-Defined VDM Subtype Usage 1250

Table G-1 PCI Express Attribute Impact on Protocol Multiplexing 1253

Table G-2 PMUX Attribute Impact on PCI Express 1256

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table G-3 PMUX Packet Layout (8b/10b Encoding) 1259

Table G-4 PMUX Packet Layout (128b/130b Encoding) 1261

Table G-5 Symbol 1 Bits [6:3] 1262

Table G-6 PMUX Extended Capability Header 1265

Table G-7 PMUX Capability Register 1266

Table G-8 PMUX Control Register 1267

Table G-9 PMUX Status Register 1268

Table G-10 PMUX Protocol Array Entry 1269

Table H-1Maximum UpdateFC Transmission Latency Guidelines for 2.5 GT/s Mode Operation by Link Width and Max

Payload (Symbol Times) 1272

Table H-2Maximum UpdateFC Transmission Latency Guidelines for 5.0 GT/s Mode Operation by Link Width and Max

Payload (Symbol Times) 1272

Table H-3Maximum UpdateFC Transmission Latency Guidelines for 8.0 GT/s Operation by Link Width and Max

Payload (Symbol Times) 1273

Table H-4 Maximum Ack Latency Limit and AckFactor for 2.5 GT/s (Symbol Times) 1274

Table H-5 Maximum Ack Transmission Latency Limit and AckFactor for 5.0 GT/s (Symbol Times) 1275

Table H-6 Maximum Ack Transmission Latency Limit and AckFactor for 8.0 GT/s (Symbol Times) 1275

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Status of This Document**

This is the published version of the PCI Express Base 5.0 Specification.

• TheNCB-PCI\_Express\_Base\_5.0r1.0.pdf is normative (i.e., the official specification). It contains no changebars.

• The CB-PCI\_Express\_Base\_5.0r1.0.pdf is informative. It contains changebars relative to the PCI Express Base 4.0 Specification.

• The CB9-PCI\_Express\_Base\_5.0r1.0.pdf is informative. It contains changebars relative to the PCI Express Base 5.0 Specification Version 0.9.

A new document processing system is being used for this document. The PCI Express Base 4.0 Specification was converted to the new format to serve as a baseline for further work.

**NOTE**

High Performance Systems may run out of tags

At 32.0 GT/s, systems with high end-to-end latency, even with 10-bit tags, a single Function may not be able to have enough outstanding requests to obtain full performance.

Changes to support more outstanding requests need to interoperate with legacy components, regardless of Link Speed of that component. An ECN against the PCI Express Base 4.0 Specification is being considered to define

optional behavior to address this issue.



**NOTE**

Background on the new Document Process

The new PCISIG document system is a variant of the w3c Respec tool (see [https://github.com/w3c/respec/wiki)](https://github.com/w3c/respec/wiki). Respec is a widely used tool written to support the WorldWide Web specifications. The PCISIG variant is

<https://github.com/sglaser/respec>. Both Respec and the PCISIG variant are open source (MIT License) Javascript libraries. They operate in the author's browser and provide a rapid edit / review cycle without requiring any

special tools be installed.

Respec is built on top of HTML5, the document format for the WorldWide Web [http://www.w3.org/TR/html5/.](http://www.w3.org/TR/html5/) HTML is a text-based document format that allows us to deploy tools commonly used for software development (git, continuous integration, build scripts, etc.) to better manage and control the spec development process.

PCISIG enhancements to Respec support document formatting closer to existing PCISIG practice as well as automatic creation of register figures (eliminating about half of the manually drawn figures).



5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Revision History**

|  |  |  |
| --- | --- | --- |
| Revision | Revision History | Date |
| 1.0 | Initial release. | 07/22/2002 |
| 1.0a | Incorporated Errata C1-C66 and E1-E4.17. | 04/15/2003 |
| 1.1 | Incorporated approved Errata and ECNs. | 03/28/2005 |
| 2.0 | Added 5.0 GT/s data rate and incorporated approved Errata and ECNs. | 12/20/2006 |
| 2.1 | Incorporated Errata for the PCI Express Base Specification, Rev. 2.0 (February 27, 2009), and added the following ECNs:  • Internal Error Reporting ECN (April 24, 2008)  • Multicast ECN (December 14, 2007, approved by PWG May 8, 2008)  • Atomic Operations ECN (January 15, 2008, approved by PWG April 17, 2008)  • Resizable BAR Capability ECN (January 22, 2008, updated and approved by PWG April 24, 2008)  • Dynamic Power Allocation ECN (May 24, 2008)  • ID-Based Ordering ECN (January 16, 2008, updated 29 May 2008)  • Latency Tolerance Reporting ECN (22 January 2008, updated 14 August 2008)  • Alternative Routing-ID Interpretation (ARI) ECN (August 7, 2006, last updated June 4, 2007)  • Extended Tag Enable Default ECN (September 5, 2008)  • TLP Processing Hints ECN (September 11, 2008)  • TLP Prefix ECN (December 15, 2008) | 03/04/2009 |
| 3.0 | Added 8.0 GT/s data rate, latest approved Errata, and the following ECNs:  • Optimized Buffer Flush/Fill ECN (8 February 2008, updated 30 April 2009)  • ASPM Optionality ECN (June 19, 2009, approved by the PWG August 20, 2009)  • Incorporated End-End TLP Changes for RCs ECN (26 May 2010) and Protocol Multiplexing ECN (17 June 2010) | 11/10/2010 |
| 3.1 | Incorporated feedback from Member Review  Incorporated Errata for the PCI Express® Base Specification Revision 3.0  Incorporated M-PCIe Errata (3p1\_active\_errata\_list\_mpcie\_28Aug2014.doc and 3p1\_active\_errata\_list\_mpcie\_part2\_11Sept2014.doc)  Incorporated the following ECNs:  • ECN: Downstream Port containment (DPC)  • ECN: Separate Refclk Independent SSC (SRIS) Architecture  • ECN: Process Address Space ID (PASID)  • ECN: Lightweight Notification (LN) Protocol | 10/8/2014 |



Page 55

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Revision | Revision History | Date |
|  | • ECN: Precision Time Measurement  • ECN: Enhanced DPC (eDPC)  • ECN: 8.0 GT/s Receiver Impedance  • ECN: L1 PM Substates with CLKREQ  • ECN: Change Root Complex Event Collector Class Code  • ECN: M-PCIe  • ECN: Readiness Notifications (RN)  • ECN: Separate Refclk Independent SSC Architecture (SRIS) JTOL and SSC Profile Requirements |  |
| 3.1a | Minor update:  Corrected: Equation 4.3.9 in Section <4.3.8.5>., Separate Refclk With Independent SSC (SRIS) Architecture. Added missing square (exponent=2) in the definition of B.  B = 2.2 × 10^12 × (2.π)^2 where ^= exponent. | 12/5/2015 |
| 4.0 | Version 0.3: Based on PCI Express® Base Specification Revision 3.1 (October 8, 2014) with some editorial feedback received in December 2013.  • Added Chapter 9 , Electrical Sub-block: AddedChapter 9(Rev0.3-11-30-13\_final.docx)  • Changes related to Revision 0.3 release  • Incorporated PCIe-relevant material from PCI Bus Power Management Interface Specification (Revision 1.2,dated March 3, 2004). This initial integration of the material will be updated as  necessary and will supercede the standalone Power Management Interface specification. Version 0.5 (12/22/14, minor revisions on 1/26/15,minor corrections 2/6/15)  • Added front matter with notes on expected discussions and changes.  • Added ECN:Retimer (dated October 6, 2014)  • Corrected Chapter 4title to, “Physical Layer Logical Block”  • Added Encoding subteam feedback onChapter 4  • Added Electrical work group changes from PCIe Electrical Specification Rev 0.5 RC1 into Chapter 9 | 2/6/2015 |
| Version 0.7: Based on PCI Express® Base Specification Version 4.0 Revision 0.5 (11/23/2015)  • Added ECN\_DVSEC-2015-08-04  • Applied ECN PASID-ATS dated 2011-03-31  • Applied PCIE Base Spec Errata: PCIe\_Base\_r3 1\_Errata\_2015-09-18 except: 。 B216; RCIE  。 B256; grammar is not clear  • Changes to Chapter 7. Software Initialization and Configuration per PCIe\_4.0\_regs\_0-3F\_gord\_7.docx  • Added Chapter SR-IOV Spec Rev 1.2 (Rev 1.1 dated September 8, 2009 plus: 。 SR-IOV\_11\_errata\_table.doc | 11/24/2015 |



Page 56

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Revision | Revision History | Date |
|  | 。 DVSEC  。 3.1 Base Spec errata  • Added Chapter ATS Spec Rev 1.2 (Rev 1.1 dated January 26, 2009 plus: 。 ECN-PASID-ATS  。 3.1 Base Spec errata |  |
| 2/18/2016 Changes from the Protocol Working Group  • Applied changes from the following documents:  。 FC Init/Revision | scaled-flow-control-pcie-base40-2016-01-07.pdf (Steve.G)  。 Register updates for integrated legacy specs | PCIe\_4.0\_regs\_0-3F\_gord\_8.docx (GordC)  。 Tag Scaling PCIe 4\_0 Tag Field scaling 2015-11-23 clean.docx (JoeC)  。 MSI/MSI-X | PCIe 4\_0 MSI & MSI-X 2015-12-18 clean.docx (JoeC); register diagrams TBD on next draft.  。 REPLAY\_TIMER/Ack/FC Limits | Ack\_FC\_Replay\_Timers\_ver8 (PeterJ) | 2/18/16 |
| Chapter 10. SR-IOV related changes:  • Incorporated “SR-IOV and Sharing Specification” Revision 1.1 dated January 20, 2010 (sr-iov1 1 20Jan10.pdf) asChapter 10, with changes from the following documents 。 Errata for the PCI Express® Base Specification Revision 3.1, Single Root I/O  Virtualization and Sharing Revision 1.1, Address Translation and Sharing Revision 1.1,  and M.2 Specification Revision 1.0: PCIe\_Base\_r3 1\_Errata\_2015-09-18\_clean.pdf 。 ECN\_\_Integrated\_Endpoints\_and\_IOV\_updates\_\_19 Nov 2015\_Final.pdf  。 Changes marked “editorial” only in marked PDF:  sr-iov1 1 20Jan10-steve-manning-comments.pdf | 4/26/16 [snapshot] |
| Chapter 9. Electrical Sub-Block related changes:  Source: WG approved word document from Dan Froelich (FileName:  Electrical-PCI\_Express\_Base\_4.0r0.7\_April 7 wg\_approved\_redo\_for\_figure\_corruption.docx.) | 5/23/  16[snapshot |
| Version 0.7 continued …  Chapter 4. PHY Logical Changes based on:  • Chapter4-PCI\_Express\_Base\_4 0r0 7\_May3\_2016\_draft.docx Chapter 7. . PHY Logical Changes based on:  • PCI\_Express\_Base\_4 0r0 7\_Phy-Logical\_Ch7\_Delta\_28\_Apr\_2016.docx |  |
| - - - - - - - - - Changes incorporated into the August 2016 4.0 r0.7 Draft PDF - - - - - - - - - - -  June 16 Feedback from PWG on the May 2016 snapshot | 8/30/16 |



Page 57

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Revision | Revision History | Date |
|  | PWG Feedback on 4.0 r0.7 Feb-Apr-May-2016 Drafts \*EWG Feedback:  -CB-PCI\_Express\_Base\_4.0r0.7\_May-2016 (Final).fdf  -EWGf/b:  Electrical-PCI\_Express\_Base\_4.0r0.7\_April 7 wg\_approved\_redo\_for\_figure\_corruption\_Broadco.docx \*PWG Feedback:  -PWG 0.7 fix list part1 and part 2.docx -PWG 0 7 fix list part3a.docx  -PCI\_Express\_Base\_4.0r0.7\_pref\_April-2016\_chp5\_PM\_stuff\_only\_ver3.docx -PCI\_Express\_Base\_4.0r0.7\_pref\_April-2016\_chp5\_PM\_stuff\_only\_ver3.docx -scaled-flow-control-pcie-base40-2016-07-07.pdf  -ECN\_NOP\_DLLP-2014-06-11\_clean.pdf -ECN\_RN\_29\_Aug\_2013.pdf  -3p1\_active\_errata\_list\_mpcie\_28Aug2014.doc  -3p1\_active\_errata\_list\_mpcie\_part2\_11Sept2014.doc -lane-margining-capability-snapshot-2016-06-16.pdf  -Emergency Power Reduction Mechanism with PWRBRK Signal ECN -PWG 0 7 fix list part4.docx  -ECN\_Conventional\_Adv\_Caps\_27Jul06.pdf  -10-bit Tag related SR-IOV Updates \*Other:  -Merged Acknowledgements back pages from SR-IOV and ATS specifications into the main base spec. Acknowledgements page. |  |
| - - - - - - - - - Changes since August 2016 for the September 2016 4.0 r0.7 Draft PDF- - - - - Applied:  PWG Feedback/Corrections on August draft  ECN\_SR-IOV\_Table\_Updates\_16-June-2016.doc | 9/28/16 |
| - - - - - - - Changes since September 28 2016 for the October 2016 4.0 r0.7 Draft PDF- - - - EWG:  Updates toChapter 9- Electrical Sub-block (Sections: <9.4.1.4>, <9.6.5.1>, <9.6.5.2>, 9.6.7) PWG:  Updates to Sections: 3.2.1, 3.3, 3.5.1, 7.13, 7.13.3 (Figure: Data Link Status Register) | 10/7/16 |
| - - - - - - - Changes to the October 13 2016 4.0 r0.7 Draft PDF- - - - | 10/21/16 |



Page 58

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Revision | Revision History | Date |
|  | EWG:  Updates toChapter 9- Electrical Sub-block (Section 9.3.3.9and Figure 9-9 caption) |  |
| - - - - - - - Changes to the November 3 2016 4.0 r0.7 Draft PDF- - - -  Section 2.6.1Flow Control Rules: Updated Scaled Flow Control sub-bullet under FC initialization bullet (before Table 2-43) | 11/3/16 |
| - - - - - - - Changes to the November 11 2016 4.0 r0.7 Draft PDF- - - - Added M-PCIe statement to the Open Issues page  Updated date to November 11, 2016 | 11/11/16 |
| Version 0.9: Based on PCI Express® Base Specification Version 4.0 Revision 0.7 (11/11/2016) Incorporated the following ECNs:  -ECN-Hierarchy\_ID-2017-02-23 -ECN\_FPB 9 Feb\_2017  -ECN Expanded Resizable BARs 2016-04-18 -ECN-VF-Resizable-BARs\_6-July-2016  -Chapter 7reorganized:  • New section 7.6 created per a PWG-approved reorganization to move sections 7.5, 7.6,. and 7.10 to subsections 7.6.1 through 7.6.3 resp.  • New section 7.7 created per a PWG-approved reorganization to move sections 7.7, 7.8,.7.12, 7.13, 7.40, 7.41 and 7.20 to subsections 7.7.1 through 7.7.7 resp.  • New section 7.9 created per a PWG-approved reorganization to move sections 7.15, 7.22, 7.16, 7.23, 7.39, 7.24, 7.17, 7.18, 7.21, 7.25, 7.28, 7.30, 7.33, 7.34, 7.35, 7.38, and 7.42 to subsections  7.9.1 through 7.9.17 resp.  -RemovedChapter 8 : M-PCIe Logical Sub-Block  -Updated Chapter 9(8 now), EWG Updates toChapter 9 - Electrical Sub-block per: Chapter9-PCI\_Express\_Base\_4 0r09\_March\_30-2017\_approved.docx  -Updated Chapter 4: Physical Layer Logical Block per PCI\_Express\_Base\_4 0\_r0 9\_Chapter4\_Final\_Draft.docx  -Updated Figures in Chapter 10 : ATS Specification -RemovedAppendix H : M-PCIe timing Diagrams  -Removed Appendix I: M-PCIe Compliance Patterns, pursuant to removing the M-PCIe Chapter this 0.9 version of the 4.0 Base Spec.  -Added Appendix H: Flow Control Update Latency and ACK Update Latency Calculations -Added Appendix I: Vital Product Data (VPD) | April 28 2017 |



Page 59

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Revision | Revision History | Date |
|  | -Updated editorial feedback on the Appendix section per:  PCI\_Express\_Base\_4.0r0.7\_appendixes\_November-11-2016\_combined-editorial.docx -Deleted references to M-PCIe throughout the document.  -Updated Chapter 9(8 now), EWG Updates toChapter 9 - Electrical Sub-block per: Chapter9-PCI\_Express\_Base\_4 0r09\_March\_30-2017\_approved.docx  -Updated Chapter 4: Physical Layer Logical Block per PCI\_Express\_Base\_4 0\_r0 9\_Chapter4\_Final\_Draft.docx  -Updated Figures in Chapter 10 : ATS Specification  -Added Appendix H: Flow Control Update Latency and ACK Update Latency Calculations  -Following items that were marked deleted in the Change Bar version of the April 28th snapshot have been “accepted” to no longer show up: **pp 1070: Lane Equalization Control 2 Register (Offset TBD)**  Comment: Deleted per: PCI\_Express\_Base\_4 0r0 7\_Phy-Logical\_Ch7\_Delta\_28\_Apr\_2016.docx **pp 1074: Physical Layer 16.0 GT/s Margining Extended Capability section** Comment: Deleted per:  PCI\_Express\_Base\_4 0r0 7\_Phy-Logical\_Ch7\_Delta\_28\_Apr\_2016.docx Comment: Replaced by Section Lane Margining at the Receiver Extended Capability per Fix3a #83  lane-margining-capability-snapshot-2016-06-16.pdf  -Incorporated: PCIe 4\_0 Tag Field scaling 2017-03-31.docx -Vital Product Data (VPD)  -Added Section 6.28 -Added Section 7.9.4  -Incorporated feedback from April 28th snapshot.[source: 3 fdf files]  -Completed editorial feedback on the Appendix section per:  PCI\_Express\_Base\_4.0r0.7\_appendixes\_November-11-2016\_combined-editorial.docx -Incorporated ECN EMD for MSI 2016-05-10  -Updated per: **PWG F2F changes** from:  PCI\_Express\_Base\_4.0r0.7\_pref\_November-11-2016-F2F-2017-03-16-2017-03-30-sdg.docx  -Updated figures per following lists (Gord Caruk): PCIe\_4 0\_fix\_drawing\_items.doc PCIe\_4 0\_fix\_drawing\_items\_part2.doc | May 26, 2017 |
| Version 0.91  \*\*\*Note this version will be used as the base for the PCI Express® Base Specification Revision 5.0\*\*\*  Item numbers are with reference to PWG CheckList (<https://members.pcisig.com/wg/PCIe-Protocol/> document/10642)  -Moved Flattening Portal Bridge Section 7.10 to Section 7.8.10. PWG Checklist Items #12.1  -Fixed misc. feedback that needed clarification from the 0.9 version. Issues fall under the categories of  figure updates, broken cross references. Also incorporated feedback received from member review of the 4.0 version rev. 0.9 Base Spec.  -Updated to reconcile issues related to incorporating the Extended Message Data for MSI ECN. PWG Checklist Items #22 | August 17, 2017 |



Page 60

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Revision | Revision History | Date |
|  | -Completed incorporating all resolved editorial items from PWG Checklist Items #14, 14.1,15.1, 36, 42. TBD: Some minor editorial items from #13, #14 and #15 have been deferred to post 0.91 by reviewers. TBD: Errata and NPEM ECN |  |
| ECN: ECN\_Native\_PCIe\_Enclosure\_Management\_v10August2017.docx  Deleted Section 5.11.1 through Section 5.14  Changes tracked by items 34.01 34.02 34.04 34.05 34.11 in the PWG checklist  Errata: B265, C266, 267, 268, B269, A270, A271, B274, C275, B276, B277, B278, B279, B280, B281, B283, B284, B285, B286, B288, B289, B292, B293, B294, B295, B297, B299, B300, B301  Other minor edits per: NCB-PCI\_Express\_Base\_4.0r0.91\_August-17-2017\_\_dh\_sdg\_Annot\_2.fdf | August 28, 2017 |
| Applied fixes and corrections captured in NCB-PCI\_Express\_Base\_4.0r1.0\_August-28-2017.fdf (Revision 8):  <https://members.pcisig.com/wg/PCIe-Protocol/document/10770> Updated contributor list in Appendix section. | September 20, 2017 |
| Updated contributor list in Appendix section. Inserted correct Figure 6-2.  Applied minor fixes and corrections captured in:  NCB-PCI\_Express\_Base\_4.0r1.0\_September-20-2017 <https://members.pcisig.com/wg/PCIe-Protocol/> document/10770 | September 27, 2017 |
| “-c” version: Changes to match -b version of the Final NCB PDF approved by PWG and EWG on September 29, 2017. See change bars. Details include:  EWG Changes:  -Typo in Equation 8-3; changed 1.6.0 GT/s to 16.0 GT/s  -Section 8.4.2.1 ; corrected references from Table 8-11 to Table 8-10  -Section 8.5.1.3.3 &Section 8.5.1.4.3 (Figure 8-47); changed “median” to “mean” PWG Changes:  -Sub-Sub-Bullet before Figure 4-27. Added “or higher” after 8.0 GT/s  -Section 5.11Power Management Events; deleted last two paragraphs and Implementation Note. -Updated Acknowledgements section with additional contacts. | September 29, 2017 |
| 5.0 | Version 0.3  Summary of intended changes for 5.0. This was a short document, referencing the PCI Express Base Specification but not including it. | 2017-06-01 |
| Version 0.5 | 2017-11-02 |



Page 61

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Revision | Revision History | Date |
|  | Further details on intended changes for 5.0. This was a short document, referencing the PCI Express Base Specification but not including it. |  |
| Version 0.7  This was the first release of Base 5.0 based on the 4.0 Specification text. The 4.0 specification was  converted into HTML format during this process. This conversion process was imperfect but does not impact the new 5.0 material. | 2018-06-07 |
| Version 0.9  This includes:  • Additional details regarding operating at 32.0 GT/s  • Corrections to match published Base 4.0  • Redrawing of some figures  • PCIe\_Base\_r4\_0\_Errata\_2018-10-04a.pdf  • ECN-Thermal-Reporting 2017May18.pdf  • ECN-Link-Activation-07-Dec-2017.pdf | 2018-10-18 |
| Version 1.0  This includes:  • Corrections and clarification for support of the 32.0 GT/s operation  • Editorial Changes:  。 Rewrite misleading / confusing text  。 Update terminology for consistency and accuracy  。 Update grammar for readability  。 Add many hotlinks / cross references  • Implement all 4.0 Errata  • Incorporate Expansion ROM Validation ECN  [Expansion ROM Validation ECN.pdf](https://members.pcisig.com/wg/PCI-SIG/document/11118)  • Incorporate Enhanced PCIe Precision Time Measurement (ePTM) ECN  [ECN\_ePTM\_10\_January\_2019.pdf](https://members.pcisig.com/wg/PCI-SIG/document/12522)  • Incorporate Root Complex Event Collector Bus Number Association ECN  [ECN EventCollector 13Sept2018a.pdf](https://members.pcisig.com/wg/PCI-SIG/document/12033)  • Incorporate PCIe Link Activation ECN  [ECN Link Activation 07 Dec 2017.pdf](https://members.pcisig.com/wg/PCI-SIG/document/11120)  • Incorporate Advanced Capabilities for Conventional PCI ECN (updated for PCIe)  [ECN\_Conventional\_Adv\_Caps\_27Jul06.pdf](https://members.pcisig.com/wg/PCI-SIG/document/12450)  • Incorporate Async Hot-Plug Updates ECN  [ECN Async Hot-Plug Updates 2018-11-29.pdf](https://members.pcisig.com/wg/PCI-SIG/document/12400)  • Incorporate ACS Enhanced Capability ECN  [ECN\_ACS\_25\_Apr\_2019\_Clean.pdf](https://members.pcisig.com/wg/PCI-SIG/document/12890) | 2019-05-16 |



Page 62

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Revision | Revision History | Date |
|  | • Incorporate the Subsystem ID and Sybsystem Vendor ID Capability, from the PCI-to-PCI Bridge Architecture Specification, Revision 1.2 (updated for PCIe)  [ppb12.pdf](https://members.pcisig.com/wg/PCI-SIG/document/8226) |  |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Objective of the PCI Express® Architecture**

This document defines the “base” specification for the PCI Express architecture, including the electrical, protocol,

platform architecture and programming interface elements required to design and build devices and systems. A key goal of the PCI Express architecture is to enable devices from different vendors to inter-operate in an open architecture,

spanning multiple market segments including clients, servers, embedded, and communication devices. The architecture provides a flexible framework for product versatility and market differentiation.

This specification describes the PCI Express® architecture, interconnect attributes, fabric management, and the

programming interface required to design and build systems and peripherals that are compliant with the PCI Express Specification.

The goal is to enable such devices from different vendors to inter-operate in an open architecture. The specification is

intended as an enhancement to the PCI™ architecture spanning multiple market segments; clients (desktops and

mobile), servers (standard and enterprise), and embedded and communication devices. The specification allows system OEMs and peripheral developers adequate room for product versatility and market differentiation without the burden of carrying obsolete interfaces or losing compatibility.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**PCI Express Architecture Specification Organization**

The PCI Express specifications are organized as a base specification and a set of companion documents.

The PCI Express Base Specification contains the technical details of the architecture, protocol, Link Layer, Physical Layer, and software interface. The PCI Express Base Specification (this document) is applicable to all variants of PCI Express.

The companion specifications define a variety of form factors, including mechanical and electrical chapters covering topics including auxiliary signals, power delivery, and the Adapter interconnect electrical budget.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Documentation Conventions**

**Capitalization**

Some terms are capitalized to distinguish their definition in the context of this document from their common English meaning. Words not capitalized have their common English meaning. When terms such as “memory write” or “memory read” appear completely in lower case, they include all transactions of that type.

Register names and the names of fields and bits in registers and headers are presented with the first letter capitalized and the remainder in lower case.

**Numbers and Number Bases**

Hexadecimal numbers are written with a lower case “h” suffix, e.g., FFFh and 80h. Hexadecimal numbers larger than four digits are represented with a space dividing each group of four digits, as in 1E FFFF FFFFh. Binary numbers are written

with a lower case “b” suffix, e.g., 1001band 10b. Binary numbers larger than four digits are written with a space dividing each group of four digits, as in 1000 0101 0010b.

All other numbers are decimal.

**Implementation Notes**

Implementation Notes should not be considered to be part of this specification. They are included for clarification and illustration only.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Terms and Acronyms**

**8b/10b**

The data encoding scheme1 used in the PCI Express Physical Layer for 5.0 GT/s and below.

**10-Bit Tags**

A Tag’s capability that provides a total of 10 bits for the Tag field. See Tag.

**Access Control Services, ACS**

A set of capabilities and control registers used to implement access control over routing within a PCI Express component.

**ACS Violation**

An error that applies to a Posted or Non-Posted Request when the Completer detects an access control violation.

**Adapter**

Used generically to refer to an add-in card or module.

**Advanced Error Reporting, AER**

Advanced Error Reporting (see Section 7.8.4).

**Advertise (Credits)**

Used in the context of Flow Control, the act of a Receiver sending information regarding its Flow Control Credit availability.

**Alternative Routing-ID, ARI**

Alternative Routing-ID Interpretation. Applicable to Requester IDs and Completer IDs as well as Routing IDs.

**ARI Device**

A Device associated with an Upstream Port, whose Functions each contain an ARI Extended Capabilitystructure.

**ARI Downstream Port**

A Switch Downstream Port or Root Port that supports ARI Forwarding.

**ARI Forwarding**

Functionality that enables the Downstream Port immediately above an ARI Device to access the Devices extended Functions. Enabling ARI Forwarding ensures the logic that determines when to turn a Type 1 Configuration Request into a Type 0 Configuration Request no longer enforces a restriction on the traditional Device Number field being 0.

**Asserted**

The active logical state of a conceptual or actual signal.

**Async Removal**

Removal of an adapter or cable from a slot without lock-step synchronization with the operating system (i.e., in an asynchronous manner without button presses, etc.).

**Atomic Operation, AtomicOp**

One of three architected Atomic Operations where a single PCI Express transaction targeting a location in Memory Space reads the location’s value, potentially writes a new value to the location, and returns the original value. This read-modify-write sequence to the location is performed atomically. AtomicOps include[FetchAdd,](#bookmark975)[Swap,](#bookmark976) and [CAS.](#bookmark977)



1. IBM Journal of Research and Development, Vol. 27, #5, September 1983 “A DC-Balanced, Partitioned-Block 8B/10BTransmission Code” by Widmer and Franaszek.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Attribute**

Transaction handling preferences indicated by specified Packet header bits and fields (e.g., non-snoop).

**Base Address Register, BAR**

Base Address Registers exist within Configuration Space and are used to determine the amount of system memory space needed by a Function and to provide the base address for a mapping to Function memory space. A Base

Address Register may map to memory space or I/Ospace.

**Beacon**

An optional 30 kHz to 500 MHz in-band signal used to exit the L2 Link Power Management state. One of two defined mechanisms for waking up a Link in L2 (see Wakeup).

**Bridge**

One of several defined System Elements. A Function that virtually or actually connects a PCI/PCI-X segment or PCI Express Port with an internal component interconnect or with another PCI/PCI-X bus segment or PCI Express Port. A

virtual Bridge in a Root Complex or Switch must use the software configuration interface described in this specification.

**by-1, x1**

A Link or Port with one Physical Lane.

**by-8, x8**

A Link or Port with eight Physical Lanes.

**by-N, xN**

A Link or Port with “N” Physical Lanes.

**Compare and Swap, CAS**

AnAtomicOp where the value of a target location is compared to a specified value and, if they match, another specified value is written back to the location. Regardless, the original value of the location is returned.

**Character**

An 8-bit quantity treated as an atomic entity; a byte.

**Clear**

A bit is Clear when its value is 0b.

**cold reset**

A Fundamental Reset following the application of main power.

**Completer**

The Function that terminates or “completes” a given Request, and generates a Completion if appropriate. Generally

the Function targeted by the Request serves as the Completer. For cases when an uncorrectable error prevents the Request from reaching its targeted Function, the Function that detects and handles the error serves as the

Completer.

**Completer Abort, CA**

1. A status that applies to a posted or non-posted Request that the Completer is permanently unable to

complete successfully, due to a violation of the Completer’s programming model or to an unrecoverable error associated with the Completer.

2. A status indication returned with a Completion for a non-posted Request that suffered a Completer Abort at the Completer.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Completer ID**

The combination of a Completer's Bus Number, Device Number, and Function Number that uniquely identifies the Completer of the Request within a Hierarchy. With an ARI Completer ID, bits traditionally used for the Device

Number field are used instead to expand the Function Number field, and the Device Number is implied to be 0.

**Completion**

A Packet used to terminate, or to partially terminate, a transaction sequence. A Completion always corresponds to a preceding Request, and, in some cases, includes data.

**component**

A physical device (asingle package).

**Configuration Software**

The component of system software responsible for accessing Configuration Space and configuring the PCI/PCIe bus.

**Configuration Space**

One of the four address spaces within the PCI Express architecture. Packets with a Configuration Space address are used to configure Functions.

**Configuration-Ready**

A Function is “Configuration-Ready” when it is guaranteed that the Function will respond to a valid Configuration Request targeting the Function with a Completion indicating Successful Completion status.

**Containment Error Recovery, CER**

A general error containment and recovery approach supported by [Downstream Port Containment](#bookmark979)[(DPC),](#bookmark980) where with suitable software/firmware support, many uncorrectable errors can be handled without disrupting

applications.

**Conventional PCI**

Behaviors or features originally defined in the PCI Local Bus Specification. The PCI Express Base 4.0 and subsequent specifications incorporate the relevant requirements from the PCI Local Bus Specification.

**Conventional Reset**

A Hot, Warm, or Cold reset. Distinct from Function Level Reset (FLR).

**Data Link Layer**

The intermediate Layer that is between the Transaction Layer and the Physical Layer.

**Data Link Layer Packet, DLLP**

A Packet generated in the Data Link Layer to support Link management functions.

**data payload**

Information following the header in some packets that is destined for consumption by the targeted Function receiving the Packet (for example, Write Requests or Read Completions).

**deasserted**

The inactive logical state of a conceptual or actual signal.

**Design for Testability, DFT**

Design for Testability.

**Device (uppercase 'D')**

A collection of one or more Functions within a single Hierarchy identified by common Bus Number and Device Number. An SR-IOV Device may have additional Functions accessed via additional Bus Numbers and/or Device Numbers configured through one or moreSR-IOV Extended Capabilitystructures.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**device (lowercase 'd')**

1. A physical or logical entity that performs a specific type of I/O.

2. A component on either end of a PCI Express Link.

3. A common imprecise synonym for Function, particularly when a device has a single Function.

**Device Readiness Status, DRS**

A mechanism for indicating that a Device is Configuration-Ready (see Section 6.23.1)

**Downstream**

1. The relative position of an interconnect/System Element (Port/component) that is farther from the Root Complex. The Ports on a Switch that are not the Upstream Port are Downstream Ports. All Ports on a Root Complex are Downstream Ports. The Downstream component on a Link is the component farther from the Root Complex.

2. A direction of information flow where the information is flowing away from the Root Complex.

**Downstream Path**

The flow of data through a Retimer from the Upstream Pseudo Port Receiver to the Downstream Pseudo Port Transmitter.

**Downstream Port Containment, DPC**

The automatic disabling of the Link below a Downstream Port following an uncorrectable error, which prevents TLPs subsequent to the error from propagating Upstream or Downstream.

**DWORD, DW**

Four bytes. Used in the context of a data payload, the 4 bytes of data must be on a naturally aligned 4-byte boundary (the least significant 2 bits of the byte address are 00b).

**Egress Port**

The transmitting Port; that is, the Port that sends outgoing traffic.

**Electrical Idle**

A Link state used in a variety of defined cases, with specific requirements defined for the Transmitter and Receiver.

**End-End TLP Prefix**

ATLP Prefix that is carried along with a TLP from source to destination. See Section 2.2.10.2 .

**Endpoint**

One of several defined System Elements. A Function that has a Type 00h Configuration Space header.

**error detection**

Mechanisms that determine that an error exists, either by the first agent to discover the error (e.g., Malformed TLP) or by the recipient of a signaled error (e.g., receiver of a poisoned TLP).

**error logging**

A detector setting one or more bits in architected registers based on the detection of an error. The detector might be the original discoverer of an error or a recipient of a signaled error.

**error reporting**

In a broad context, the general notification of errors. In the context of the Device Control register, sending an error Message. In the context of the Root Error Command register, signaling an interrupt as a result of receiving an error Message.

**error signaling**

One agent notifying another agent of an error either by (1) sending an error Message, (2) sending a Completion with UR/CA Status, or (3) poisoning a TLP.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Extension Device**

A component whose purpose is to extend the physical length of a Link.

**Extended Function**

Within an ARI Device, a Function whose Function Number is greater than 7. Extended Functions are accessible only after ARI-aware software has enabled ARI Forwarding in the Downstream Port immediately above the ARI Device.

**FetchAdd, Fetch and Add**

AnAtomicOp where the value of a target location is incremented by a specified value using two’s complement arithmetic ignoring any carry or overflow, and the result is written back to the location. The original value of the location is returned.

**Flow Control**

The method for communicating receive buffer status from a Receiver to a Transmitter to prevent receive buffer overflow and allow Transmitter compliance with ordering rules.

**Flow Control Packet, FCP**

A DLLP used to send Flow Control information from the Transaction Layer in one component to the Transaction Layer in another component.

**Function**

Within a Device, an addressable entity in Configuration Space associated with a single Function Number. Used to refer to one Function of a [Multi-Function Device,](#bookmark981) or to the only Function in a [Single-Function Device](#bookmark982). Specifically included are special types of Functions defined in Chapter 9 , notably [Physical Functions](#bookmark983)and [Virtual Functions.](#bookmark984)

**Function Group**

Within an ARI Device, a configurable set of Functions that are associated with a single Function Group Number. Function Groups can optionally serve as the basis for VC arbitration or access control between multiple Functions within the ARI Device.

**Function Level Reset, FLR**

A mechanism for resetting a specific Endpoint Function (see Section 6.6.2).

**Function Readiness Status, FRS**

A mechanism for indicating that a Function is Configuration-Ready (see Section 6.23.2)

**Fundamental Reset**

A hardware mechanism for setting or returning all Port states to the initial conditions specified in this document (see Section 6.6).

**header**

A set of fields that appear at or near the front of a Packet that contain the information required to determine the characteristics and purpose of the Packet.

**Hierarchy**

A tree structured PCI Express I/O interconnect topology, wherein the Configuration Space addresses (IDs) used for routing and Requester/Completer identification are unique. A system may contain multiple Hierarchies.

**hierarchy domain**

The part of a Hierarchy originating from a single Root Port.

**Host Bridge**

Part of a Root Complex that connects a host CPU or CPUs to a Hierarchy.

**Hot Reset**

A reset propagated in-band across a Link using a Physical Layer mechanism.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**in-band signaling**

A method for signaling events and conditions using the Link between two components, as opposed to the use of separate physical (sideband) signals. All mechanisms defined in this document can be implemented using in-band signaling, although in some form factors sideband signaling may be used instead.

**Ingress Port**

Receiving Port; that is, the Port that accepts incoming traffic.

**Internal Error**

An error associated with a PCI Express interface that occurs within a component and which may not be attributable to a packet or event on the PCI Express interface itself or on behalf of transactions initiated on PCI Express.

**I/O Space**

One of the four address spaces of the PCI Express architecture.

**isochronous**

Data associated with time-sensitive applications, such as audio or video applications.

**invariant**

A field of a TLP header or TLP Prefix that contains a value that cannot legally be modified as the TLP flows through the PCI Express fabric.

**Lane**

A set of differential signal pairs, one pair for transmission and one pair for reception. A by-N Link is composed of N Lanes.

**Layer**

A unit of distinction applied to this specification to help clarify the behavior of key elements. The use of the term Layer does not imply a specific implementation.

**Link**

The collection of two Ports and their interconnecting Lanes. A Link is a dual-simplex communications path between two components.

**Link Segment**

The collection of a Port and a Pseudo Port or two Pseudo Ports and their interconnecting Lanes. A Link Segment is a dual simplex communications path between a Component and a Retimer or between two Retimers (two Pseudo

Ports).

**Lightweight Notification, LN**

A lightweight protocol that supports notifications to Endpoints via a hardware mechanism when cachelines of interest are updated.

**LN Completer, LNC**

A service subsystem in the host that receives LN Read/Write Requests, and sends LN Messages when registered cachelines are updated.

**LN Completion**

A Completion whoseTLP Header has the LN bit Set.

**LN Message**

An architected Message used for notifications with LN protocol.

**LN Read**

A Memory Read Request whoseTLP Header has the LN bit Set.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**LN Requester, LNR**

A client subsystem in an Endpoint that sends LN Read/Write Requests and receives LN Messages.

**LN Write**

A Memory Write Request whoseTLP Header has the LN bit Set.

**Local TLP Prefix**

ATLP Prefix that is carried along with a TLP on a single Link. See Section 2.2.10.1 .

**Logical Bus**

The logical connection among a collection of Devices that have the same Bus Number in Configuration Space.

**Logical Idle**

A period of one or more Symbol Times when no information (TLPs, DLLPs, or any special Symbol) is being

transmitted or received. Unlike Electrical Idle, during Logical Idle the Idle data Symbol is being transmitted and received.

**LTR**

Abbreviation for Latency Tolerance Reporting

**Malformed Packet**

ATLP that violates specific TLP formation rules as defined in this specification.

**Memory Space**

One of the four address spaces of the PCI Express architecture.

**Message**

ATLP used to communicate information outside of the Memory, I/O, and Configuration Spaces.

**Message Signaled Interrupt, MSI/MSI-X**

Two similar but separate mechanisms that enable a Function to request service by writing a system-specified

DWORD of data to a system-specified address using a Memory Write Request. Compared to MSI, MSI-X supports a larger maximum number of vectors and independent message address and data for each vector.

**Message Space**

One of the four address spaces of the PCI Express architecture.

**Multicast, MC**

A feature and associated mechanisms that enable a single Posted Request TLP sent by a source to be distributed to multiple targets.

**Multicast Group, MCG**

A set of Endpoints that are the target of Multicast TLPs in a particular address range.

**Multicast Hit**

The determination by a Receiver that a TLP will be handled as a Multicast TLP.

**Multicast TLP**

ATLP that is potentially distributed to multiple targets, as controlled by Multicast Capability structures in the components through which the TLP travels.

**Multicast Window**

A region of Memory Space where Posted Request TLPs that target it will be handled as Multicast TLPs.

**Multi-Function Device, MFD**

A Device that has multiple Functions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Multi-Root I/O Virtualization, MR-IOV**

A Function that supports the MR-IOV capability. See [MR-IOV] for additional information.

**naturally aligned**

A data payload with a starting address equal to an integer multiple of a power of two, usually a specific power of two. For example, 64-byte naturally aligned means the least significant 6 bits of the byte address are 00 0000b.

**NPEM**

Native PCIe Enclosure Management

**OBFF**

Optimized Buffer Flush/Fill

**Operating System**

Throughout this specification, the terms operating system and system software refer to the combination of power management services, device drivers, user-mode services, and/or kernel mode services.

**orderly removal**

A hot-plug removal model where the OS is notified when a user/operator wishes to remove an adapter, and the OS has the opportunity to prepare for the event (e.g., quiescing adapter activity) before granting permission for

removal.

**P2P**

Peer-to-peer.

**Path**

The flow of data through a Retimer, in either the Upstream Path or the Downstream Path.

**Packet**

A fundamental unit of information transfer consisting of an optional TLP Prefix, followed by a header and, in some cases,followed by a data payload.

**Parts per Million, ppm**

Applied to frequency, the difference, in millionths of a Hertz, between a stated ideal frequency, and the measured long-term average of a frequency.

**PCIe®**

PCI Express®

**PCI Bridge**

See Type 1 Function.

**PCI Software Model**

The software model necessary to initialize, discover, configure, and use a PCI-compatible device, as specified in [[PCI-3.0],](#bookmark985) [PCI-X-2.0], and [PCI-Firmware].

**Phantom Function Number, PFN**

An unclaimed Function Number that may be used to expand the number of outstanding transaction identifiers by logically combining the PFN with the Tag identifier to create a unique transaction identifier.

**Physical Function, PF**

A PCI Function that contains an SR-IOV Extended Capabilitystructure and supports the SR-IOV capabilities defined in Chapter 9 .

**Physical Lane**

See Lane.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Physical Layer**

The Layer that directly interacts with the communication medium between two components.

**Port**

1. Logically, an interface between a component and a PCI Express Link.

2. Physically, a group of Transmitters and Receivers located on the same chip that define a Link.

**Power Management**

Software or Hardware mechanisms used to minimize system power consumption, manage system thermal limits, and maximize system battery life. Power management involves tradeoffs among system speed, noise, battery life, and AC power consumption.

**PMUX Channel**

A multiplexed channel on a PMUX Link that is configured to transport a specific multiplexed protocol. See Appendix G .

**PMUXLink**

A Link where Protocol Multiplexing is supported and enabled. See Appendix G .

**PMUX Packet**

A non-PCI Express Packet transported over a PCI Express Link. See Appendix G .

**Precision Time Measurement, PTM**

An optional capability for communicating precise timing information between components.

**Process Address Space ID, PASID**

The Process Address Space ID, in conjunction with the Requester ID, uniquely identifies the address space associated with a transaction.

**Programmed I/O, PIO**

A transaction sequence that’s initiated by a host processor, often as the result of executing a single load or store instruction that targets a special address range, but can be generated by other mechanisms such as the

PCI-Compatible Configuration Mechanism. Notably, host processor loads or stores targeting an ECAM address range generate Configuration Space transactions. Other memory-mapped ranges typically exist to generate Memory

Space and I/O Space transactions.

**Pseudo Port**

1. Logically, an interface between a Retimerand a PCI Express Link Segment.

2. Physically, a group of Transmitters and Receivers located on the same Retimer chip that define a Link Segment.

**Quality of Service, QoS**

Attributes affecting the bandwidth, latency, jitter, relative priority, etc., for differentiated classes of traffic.

**QWORD, QW**

Eight bytes. Used in the context of a data payload, the 8 bytes of data must be on a naturally aligned 8-byte boundary (the least significant 3 bits of the address are 000b).

**RCiEP**

Root Complex Integrated Endpoint.

**Receiver, Rx**

The component that receives Packet information across a Link.

**Receiving Port**

In the context of a specific TLP or DLLP, the Port that receives the Packet on a given Link.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Re-driver**

A non-protocol aware, software transparent, Extension Device.

**repeater**

An imprecise term for Extension Device.

**Reported Error**

An error subject to the logging and signaling requirements architecturally defined in this document.

**Request**

A Packet used to initiate a transaction sequence. A Request includes operation code and, in some cases, address and length, data, or other information.

**Requester**

The Function that first introduces a transaction sequence into the PCI Express domain.

**Requester ID**

The combination of a Requester's Bus Number, Device Number, and Function Number that uniquely identifies the Requester within a Hierarchy. With an ARI Requester ID, bits traditionally used for the Device Number field are used instead to expand the Function Number field, and the Device Number is implied to be 0.

**Reserved**

The contents, states, or information are not defined at this time. Using any Reserved area (for example, packet

header bit-fields, configuration register bits) is not permitted. Reserved register fields must be read only and must return 0 (all 0’s for multi-bit fields) when read. Reserved encodings for register and packet fields must not be used. Any implementation dependence on a Reserved field value or encoding will result in an implementation that is not PCI Express-compliant. The functionality of such an implementation cannot be guaranteed in this or any future

revision of this specification.

**Refclk**

An abbreviation for Reference Clock.

**Retimer**

A Physical Layer protocol aware, software transparent, Extension Device that forms two separate electrical Link Segments.

**Root Complex, RC**

A defined System Element that includes at least one Host Bridge, Root Port, or Root Complex Integrated Endpoint.

**Root Complex Component**

A logical aggregation of Root Ports, Root Complex Register Blocks, Root Complex Integrated Endpoints, and Root Complex Event Collectors.

**Root Port, RP**

A PCI Express Port on a Root Complex that maps a portion of a Hierarchy through an associated virtual PCI-PCI Bridge.

**Routing Element**

A term referring to a Root Complex, Switch, or Bridge in regard to its ability to route, multicast, or block TLPs.

**Routing ID**

Either the Requester ID or Completer ID that identifies a PCI Express Function.

**RP PIO**

Root Port Programmed I/O. See Section 6.2.10.3 .

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Set**

A bit is Set when its value is 1b.

**sideband signaling**

A method for signaling events and conditions using physical signals separate from the signals forming the Link

between two components. All mechanisms defined in this document can be implemented using in-band signaling, although in some form factors sideband signaling may be used instead.

**Single-Function Device, SFD**

A device that has a single Function

**Single Root I/O Virtualization, SR-IOV**

A Function that supports the SR-IOV Extended Capabilitydefined in this specification.

**Single Root PCI Manager, SR-PCIM**

Software responsible for configuration and management of theSR-IOV Extended Capabilityand PF/VF as well as

dealing with associated error handling. Multiple implementation options exist; therefore, SR-PCIM implementation is outside the scope of this specification.

**SR-IOV Device**

A Device containing one or more Functions that have an SR-IOV Extended Capabilitystructure.

**SSD**

Solid State Drive

**Swap,**[**Unconditional Swap**](#bookmark988)

AnAtomicOp where a specified value is written to a target location, and the original value of the location is returned.

**Switch**

A defined System Element that connects two or more Ports to allow Packets to be routed from one Port to another. To configuration software, a Switch appears as a collection of virtual PCI-to-PCI Bridges.

**Symbol**

A 10-bit quantity when using 8b/10b encoding. An 8-bit quantity when using 128b/130b encoding.

**Symbol Time**

The period of time required to place a Symbol on a Lane (10 times the Unit Interval when using 8b/10b encoding and 8 times the Unit Interval when using 128b/130b encoding).

**System Element**

A defined Device or collection of Devices that operate according to distinct sets of rules. The following System Elements are defined: Root Complex, Endpoint, Switch, and Bridge.

**System Image, SI**

A software component running on a virtual system to which specific Functions,[PFs,](#bookmark986) and [VFs](#bookmark989)can be assigned. Specification of the behavior and architecture of an SI is outside the scope of this specification. Examples of SIs include guest operating systems and shared/non-shared protected domain device drivers.

**System Software**

Includes System Firmware (BIOS, UEFI), Operating System,VMM, management software, platform vendor’s add-on to the Operating System.

**Tag**

A number assigned to a given Non-Posted Request to distinguish Completions for that Request from other Requests.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**TLP Prefix**

Additional information that may be optionally prepended to a TLP. TLP Prefixes are either Local or End-End. ATLP can have multiple TLP Prefixes. See Section 2.2.10 .

**TPH**

Abbreviation for TLP Processing Hints

**Transaction Descriptor**

An element of a Packet header that, in addition to Address, Length, and Type, describes the properties of the Transaction.

**Transaction ID**

A component of the Transaction Descriptor including Requester ID and Tag.

**Transaction Layer**

The Layer that operates at the level of transactions (for example, read, write).

**Transaction Layer Packet, TLP**

A Packet generated in the Transaction Layer to convey a Request or Completion.

**transaction sequence**

A single Request and zero or more Completions associated with carrying out a single logical transfer by a Requester.

**Transceiver**

The physical Transmitter and Receiver pair on a single chip.

**Transmitter, Tx**

The componentsending Packet information across a Link.

**Transmitting Port**

In the context of a specific TLP or DLLP, the Port that transmits the Packet on a given Link.

**Type 0 Function**

Function with a Type 0 Configuration Space Header (see Section 7.5.1.2).

**Type 1 Function**

Function with a Type 1 Configuration Space Header (see Section 7.5.1.3).

**Unconditional Swap,**[**Swap**](#bookmark976)

AnAtomicOp where a specified value is written to a target location, and the original value of the location is returned.

**Unit Interval, UI**

Given a data stream of a repeating pattern of alternating 1 and 0 values, the Unit Interval is the value measured by averaging the time interval between voltage transitions, over a time interval long enough to make all intentional frequency modulation of the source clock negligible (see RX:UIand TX:UI).

**Unsupported Request, UR**

1. A status that applies to a posted or non-posted Request that specifies some action or access to some space that is not supported by the Completer.

2. A status indication returned with a Completion for a non-posted Request that suffered an Unsupported Request at the Completer.

**Upstream**

1. The relative position of an interconnect/System Element (Port/component) that is closer to the Root

Complex. The Port on a Switch that is closest topologically to the Root Complex is the Upstream Port. The

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Port on a component that contains only Endpoint or Bridge Functions is an Upstream Port. The Upstream component on a Link is the component closer to the Root Complex.

2. A direction of information flow where the information is flowing towards the Root Complex.

**Upstream Path**

The flow of data through a Retimer from the Downstream Pseudo Port Receiver to the Upstream Pseudo Port Transmitter.

**variant**

A field of a TLP header that contains a value that is subject to possible modification according to the rules of this specification as the TLP flows through the PCI Express fabric.

**Virtual Function, VF**

A Function that is associated with a [Physical Function](#bookmark986). A VF shares one or more physical resources, such as a Link, with the [Physical Function](#bookmark986)and other VFs that are associated with the same PF.

**Virtualization Intermediary, VI**

A software component supporting one or more SIs-colloquially known as a hypervisor or virtual machine monitor. Specification of the behavior and architecture of the VI is outside the scope of this specification.

**wakeup**

An optional mechanism used by a component to request the reapplication of main power when in the L2 Link state. Two such mechanisms are defined: Beacon (using in-band signaling) and WAKE# (using sideband signaling).

**warm reset**

A Fundamental Reset without cycling main power.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Reference Documents**

**PCI**

**PCI-3.0**

[PCI Local Bus Specification, Revision 3.0](https://members.pcisig.com/wg/PCI-SIG/document/8237)

**PCIe**

**PCIe-5.0**

PCI Express Base Specification, Revision 5.0

**PCIe-4.0**

[PCI Express Base Specification, Revision 4.0](https://members.pcisig.com/wg/PCI-SIG/document/10912)

**PCIe-3.1 PCIe-3.1a**

[PCI Express Base Specification, Revision 3.1a](https://members.pcisig.com/wg/PCI-SIG/document/8257)

**PCIe-3.0**

[PCI Express Base Specification, Revision 3.0](https://members.pcisig.com/wg/PCI-SIG/document/8265)

**PCIE-2.1**

[PCI Express Base Specification, Revision 2.1](https://members.pcisig.com/wg/PCI-SIG/document/9307)

**PCIe-2.0**

[PCI Express Base Specification, Revision 2.0](https://members.pcisig.com/wg/PCI-SIG/document/8246)

**PCIe-1.1**

[PCI Express Base Specification, Revision 1.1](https://members.pcisig.com/wg/PCI-SIG/document/8244)

**PCIe-1.0 PCIe-1.0a**

[PCI Express Base Specification, Revision 1.0a](https://members.pcisig.com/wg/PCI-SIG/document/494)

**CEM**

**CEM-4.0**

PCI Express Card Electromechanical Specification, Revision 4.0

**CEM-3.0**

[PCI Express Card Electromechanical Specification, Revision 3.0](https://members.pcisig.com/wg/PCI-SIG/document/8250)

**CEM-2.0**

[PCI Express Card Electromechanical Specification, Revision 2.0](https://members.pcisig.com/wg/PCI-SIG/document/8285)

**ECN-CEM-THERMAL**

[PCIe CEM Thermal Reporting ECN](https://members.pcisig.com/wg/PCI-SIG/document/11117)to the PCI Express Card Electromechanical Specification, Revision 3.0

**PCIe-to-PCI-PCI-X-Bridge**

**PCIe-to-PCI-PCI-X-Bridge-1.0**

[PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0](https://members.pcisig.com/wg/PCI-SIG/document/8259)

**Mini-Card**

[PCI Express Mini Card Electromechanical Specification, Revision 2.1](https://members.pcisig.com/wg/PCI-SIG/document/10122)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**OCuLink**

[PCI Express OCuLink Specification, Revision 1.0](https://members.pcisig.com/wg/PCI-SIG/document/9036)

**M.2**

[PCI Express M.2 Specification, Revision 1.1](https://members.pcisig.com/wg/PCI-SIG/document/10029)

**U.2**

**SFF-8639**

[PCI Express SFF-8639 Module Specification, Revision 3.0, Version 1.0](https://members.pcisig.com/wg/PCI-SIG/document/11789)

**Ext-Cabling**

[PCI Express External Cabling Specification, Revision 2.0](https://members.pcisig.com/wg/PCI-SIG/document/8254)

**ExpressModule**

[PCI Express ExpressModule Electromechanical Specification, Revision 1.0](https://members.pcisig.com/wg/PCI-SIG/document/download/8252)

**PCI-Hot-Plug**

**PCI-Hot-Plug-1.1**

[PCI Hot-Plug Specification, Revision 1.1](https://members.pcisig.com/wg/PCI-SIG/document/download/8227)

**PCI-PM**

[PCI Bus Power Management Interface Specification, Revision 1.2](https://members.pcisig.com/wg/PCI-SIG/document/download/8230)

**PCI-Code-and-ID**

[PCI Code and ID Assignment Specification, Revision 1.11 (or later)](http://pcisig.com/specifications?speclib=code)

**Firmware**

[PCI Firmware Specification, Revision 3.2](https://members.pcisig.com/wg/PCI-SIG/document/12886)

**ACPI**

[Advanced Configuration and Power Interface Specification, Revision 6.2](https://uefi.org/specifications)

**UEFI**

[Unified Extensible Firmware Interface (UEFI) Specification, Version 2.8](https://uefi.org/specifications)

**EUI-48 EUI-64**

[Guidelines for Use of Extended Unique Identifier (EUI), Organizationally Unique Identifier (OUI), and Company ID](https://standards.ieee.org/content/dam/ieee-standards/standards/web/documents/tutorials/eui.pdf) [(CID)](https://standards.ieee.org/content/dam/ieee-standards/standards/web/documents/tutorials/eui.pdf)

**JEDEC-JESD22-C101**

[JEDEC JESD22-C101F: Field-Induced Charged-Device Model Test Method for Electrostatic Discharge Withstand](https://www.jedec.org/) [Thresholds of Microelectronic Components](https://www.jedec.org/)

**JEDEC-JEP155-JEP157**

[JEDEC JEP155: Recommended ESD Target Levels for HBM/MM Qualification and JEP157 Recommended ESD-CDM](https://www.jedec.org/) [Target Levels](https://www.jedec.org/)

**ESDA-JEDEC-JS-001-2010**

[ESDA/JEDEC JS-001-2010: Joint JEDEC/ESDA Standard for Electrostatic Discharge Sensitivity Test - Human Body](https://www.jedec.org/) [Model (HBM) - Component Level](https://www.jedec.org/)

**ITU-T-Rec.-X.667**

[ITU T-Rec. X.667: Information technology - Procedures for the operation of object identifier registration authorities:](https://www.itu.int/rec/T-REC-X.667) [Generation of universally unique identifiers and their use in object identifiers](https://www.itu.int/rec/T-REC-X.667)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**ISO/IEC-9834-8**

[ISO/IEC 9834-8: Information technology Procedures for the operation of object identifier registration authorities --](https://www.iso.org/standard/62795.html)

[Part 8: Generation of universally unique identifiers (UUIDs) and their use in object identifiers](https://www.iso.org/standard/62795.html)

**RFC-4122**

[IETF RFC-4122: A Universally Unique IDentifier (UUID) URN Namespace](https://www.rfc-editor.org/rfc/rfc4122.txt)

**PICMG**

[PICMG](https://www.picmg.org/)

**PLUG-PLAY-ISA-1.0a**

[Plug and Play ISA Specification, Version 1.0a, May 5, 1994](https://en.wikipedia.org/wiki/Legacy_Plug_and_Play)

**PC-Card**

[PC-Card](https://en.wikipedia.org/wiki/PC_Card)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**Introduction**

This chapter presents an overview of the PCI Express architecture and key concepts. PCI Express is

**1.**

a high performance, general purpose I/O interconnect defined for a wide variety of future

computing and communication platforms. Key PCI attributes, such as its usage model, load-store architecture, and software interfaces, are maintained, whereas its parallel bus implementation is replaced by a highly scalable, fully serial interface. PCI Express takes advantage of recent advances in point-to-point interconnects, Switch-based technology, and packetized protocol to deliver new levels of performance and features. Power Management, Quality of Service (QoS), Hot-Plug/

hot-swap support, data integrity, and error handling are among some of the advanced features supported by PCI Express.

**1.1 A Third Generation I/O Interconnect**

The high-level requirements for this third generation I/O interconnect are as follows:

• **Supports multiple market segments and emerging applications:**

。 Unifying I/O architecture for desktop, mobile, workstation, server, communications platforms, and embedded devices

• **Ability to deliver low cost, high volume solutions:**

。 Cost at or below PCI cost structure at the system level

• **Support multiple platform interconnect usages:**

。 Chip-to-chip, board-to-board via connector or cabling • **A variety of mechanical form factors:**

。 [[M.2],](#bookmark992) [[CEM]](#bookmark990) (Card Electro-Mechanical), [[U.2],](#bookmark993) [[OCuLink]](#bookmark991) • **PCI-compatible software model:**

。 Ability to enumerate and configure PCI Express hardware using PCI system configuration software implementations with no modifications

。 Ability to boot existing operating systems with no modifications

。 Ability to support existing I/O device drivers with no modifications

。 Ability to configure/enable new PCI Express functionality by adopting the PCI configuration paradigm • **Performance:**

。 Low-overhead,low-latency communications to maximize application payload bandwidth and Link efficiency

。 High-bandwidth per pin to minimize pin count per device and connector interface 。 Scalable performance via aggregated Lanes and signaling frequency

• **Advanced features:**

。 Comprehend different data types and ordering rules 。 Power management and budgeting

▪ Ability to identify power management capabilities of a given Function

▪ Ability to transition a Function into a specific power state

▪ Ability to receive notification of the current power state of a Function

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

. Ability to generate a request to wakeup from a power-off state of the main power supply

. Ability to sequence device power-up to allow graceful platform policy in power budgeting ◦ Ability to support differentiated services, i.e., different (QoS)

. Ability to have dedicated Link resources per QoS data flow to improve fabric efficiency and effective application-level performance in the face of head-of-line blocking

. Ability to configure fabric QoS arbitration policies within every component . Ability to tag end-to-end QoS with each packet

. Ability to create end-to-end isochronous (time-based, injection rate control) solutions ◦ Hot-Plug support

. Ability to support existing PCI Hot-Plug solutions

. Ability to support native Hot-Plug solutions (no sideband signals required)

. Ability to support async removal

. Ability to support a unified software model for all form factors ◦ Data Integrity

. Ability to support Link-level data integrity for all types of transaction and Data Link packets

. Ability to support end-to-end data integrity for high availability solutions ◦ Error handling

. Ability to support PCI-level error handling

. Ability to support advanced error reporting and handling to improve fault isolation and recovery solutions

◦ Process Technology Independence

. Ability to support different DC common mode voltages at Transmitter and Receiver

◦ Ease of Testing

. Ability to test electrical compliance via simple connection to test equipment

**1.2 PCI Express Link**

A Link represents a dual-simplex communications channel between two components. The fundamental PCI Express Link consists of two, low-voltage, differentially driven signal pairs: a Transmit pair and a Receive pair as shown in [Figure 1-1 .](#bookmark995) A PCI Express Link consists of a PCIe PHY as defined in Chapter 4 .

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| Packet |

|  |  |  |
| --- | --- | --- |
| Component A |  | Component B |
|  |
|  |
|  |
|  |

|  |
| --- |
| Packet |

OM13750

Figure 1-1 PCI Express Link

The primary Link attributes for PCI Express Link are:

• The basic Link - PCI Express Link consists of dual unidirectional differential Links, implemented as a Transmit pair and a Receive pair. A data clock is embedded using an encoding scheme (see Chapter 4) to achieve very high data rates.

• Signaling rate - Once initialized, each Link must only operate at one of the supported signaling levels.

◦ For the first generation of PCI Express technology, there is only one signaling rate defined, which provides an effective 2.5 Gigabits/second/Lane/direction of raw bandwidth.

◦ The second generation provides an effective 5.0 Gigabits/second/Lane/direction of raw bandwidth.

◦ The third generation provides an effective 8.0 Gigabits/second/Lane/direction of raw bandwidth.

◦ The fourth generation provides an effective 16.0 Gigabits/second/Lane/direction of raw bandwidth.

◦ The fifth generation provides an effective 32.0 Gigabits/second/Lane/direction of raw bandwidth.

• Lanes - A Link must support at least one Lane - each Lane represents a set of differential signal pairs (one pair for transmission, one pair for reception). To scale bandwidth, a Link may aggregate multiple Lanes denoted by xN where N may be any of the supported Link widths. A x8 Link operating at the 2.5 GT/s data rate represents an aggregate bandwidth of 20 Gigabits/second of raw bandwidth in each direction. This specification describes

operations for x1, x2, x4, x8, x12, x16,and x32 Lane widths.

• Initialization - During hardware initialization, each PCI Express Link is set up following a negotiation of Lane

widths and frequency of operation by the two agents at each end of the Link. No firmware or operating system software is involved.

• Symmetry - Each Link must support a symmetric number of Lanes in each direction,i.e., a x16 Link indicates there are 16 differential signal pairs in each direction.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**1.3 PCI Express Fabric Topology**

A fabric is composed of point-to-point Links that interconnect a set of components - an example fabric topology is shown in [Figure 1-2 .](#bookmark996) This figure illustrates a single fabric instance referred to as a Hierarchy - composed of a Root Complex (RC), multiple Endpoints (I/O devices), a Switch, and a PCI Express to PCI/PCI-X Bridge, all interconnected via PCI Express

Links.

|  |
| --- |
| PCI Express Endpoint |

PCI Express

PCI Express

|  |
| --- |
| Memory |

|  |
| --- |
| PCI Express-  PCI/PCI-X Bridge |

|  |
| --- |
| CPU |

|  |
| --- |
| Root  Complex |

PCI Express

|  |  |  |
| --- | --- | --- |
|  |  |  |
|  |  |  |

PCI/PCI-X

Switch

PCI

PCI Express

PCI PCI

Express

Express Express

|  |
| --- |
| PCI Express Endpoint |

|  |
| --- |
| PCI Express Endpoint |

|  |
| --- |
| Legacy Endpoint |

|  |
| --- |
| Legacy Endpoint |

OM13751A

Figure 1-2 Example PCI Express Topology

**1.3.1 Root Complex**

• An RC denotes the root of an I/O hierarchy that connects the CPU/memory subsystem to the I/O.

• As illustrated in [Figure 1-2 ,](#bookmark996) an RC may support one or more PCI Express Ports. Each interface defines a

separate hierarchy domain. Each hierarchy domain may be composed of a single Endpoint or a sub-hierarchy containing one or more Switch components and Endpoints.

• The capability to route peer-to-peer transactions between hierarchy domains through an RC is optional and implementation dependent. For example, an implementation may incorporate a real or virtual Switch

internally within the Root Complex to enable full peer-to-peer support in a software transparent way.

Unlike the rules for a Switch, an RC is generally permitted to split a packet into smaller packets when routing transactions peer-to-peer between hierarchy domains (except as noted below), e.g., split a single packet with a 256-byte payload into two packets of 128 bytes payload each. The resulting packets are subject to the normal

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

packet formation rules contained in this specification (e.g., Max\_Payload\_Size, Read Completion Boundary

(RCB), etc.). Component designers should note that splitting a packet into smaller packets may have negative performance consequences, especially for a transaction addressing a device behind a PCI Express to PCI/PCI-X bridge.

Exception: An RC that supports peer-to-peer routing of Vendor\_Defined Messages is not permitted to split a Vendor\_Defined Message packet into smaller packets except at 128-byte boundaries (i.e., all resulting packets except the last must be an integral multiple of 128 bytes in length) in order to retain the ability to forward the Message across a PCI Express to PCI/PCI-X Bridge.

• An RC must support generation of configuration requests as a Requester.

• An RC is permitted to support the generation of I/O Requests as a Requester.

An RC is permitted to generate I/O Requests to either or both of locations 80hand 84h to a selected Root Port, without regard to that Root Port's PCI Bridge I/Odecode configuration; it is recommended that this mechanism only be enabled when specifically needed.

• An RC must not support Lock semantics as a Completer.

• An RC is permitted to support generation of Locked Requests as a Requester.

**1.3.2 Endpoints**

Endpoint refers to a type of Function that can be the Requester or Completer of a PCI Express transaction either on its own behalf or on behalf of a distinct non-PCI Express device (other than a PCI device or host CPU), e.g., a PCI Express

attached graphics controller or a PCI Express-USB host controller. Endpoints are classified as either legacy, PCI Express, or Root Complex Integrated Endpoints ([RCiEPs)](#bookmark987).

[**1.3.2.1**](1.3.2.1) **Legacy Endpoint Rules**

• A Legacy Endpoint must be a Function with a Type 00h Configuration Space header.

• A Legacy Endpoint must support Configuration Requests as a Completer.

• A Legacy Endpoint may support I/O Requests as a Completer.

◦ A Legacy Endpoint is permitted to accept I/O Requests to either or both of locations 80hand 84h, without regard to that Endpoint's I/Odecode configuration.

• A Legacy Endpoint may generate I/O Requests.

• A Legacy Endpoint may support Lock memory semantics as a Completer if that is required by the device’s legacy software support requirements.

• A Legacy Endpoint must not issue a Locked Request.

• A Legacy Endpoint may implement Extended Configuration Space Capabilities, but such Capabilities may be ignored by software.

• A Legacy Endpoint operating as the Requester of a Memory Transaction is not required to be capable of generating addresses 4 GB or greater.

• A Legacy Endpoint is required to support MSI or MSI-X or both if an interrupt resource is requested. If MSI is

implemented, a Legacy Endpoint is permitted to support either the 32-bit or 64-bit Message Address version of

the MSI Capability structure.

• A Legacy Endpoint is permitted to support 32-bit addressing for [Base Address Registers](#bookmark978)that request memory resources.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• A Legacy Endpoint must appear within one of the hierarchy domains originated by the Root Complex.

[**1.3.2.2**](1.3.2.2) **PCI Express Endpoint Rules**

• A PCI Express Endpoint must be a Function with a Type 00h Configuration Space header.

• A PCI Express Endpoint must support Configuration Requests as a Completer.

• A PCI Express Endpoint must not depend on operating system allocation of I/O resources claimed through BAR(s).

• A PCI Express Endpoint must not generate I/O Requests.

• A PCI Express Endpoint must not support Locked Requests as a Completer or generate them as a Requester. PCI Express-compliant software drivers and applications must be written to prevent the use of lock semantics

when accessing a PCI Express Endpoint.

• A PCI Express Endpoint operating as the Requester of a Memory Transaction is required to be capable of generating addresses greater than 4 GB.

• A PCI Express Endpoint is required to support MSI or MSI-X or both if an interrupt resource is requested., If MSI is implemented, a PCI Express Endpoint must support the 64-bit Message Address version of the MSI Capability structure.

• A PCI Express Endpoint requesting memory resources through a [BAR](#bookmark978) must set the[BAR’](#bookmark978)s Prefetchable bit unless the range contains locations with read side-effects or locations in which the Function does not tolerate write

merging. See Section 7.5.1.2.1for additional guidance on having the Prefetchable bit Set.

• For a PCI Express Endpoint, 64-bit addressing must be supported for all BARs that have the Prefetchable bit Set. 32-bit addressing is permitted for all [BARs](#bookmark978)that do not have the Prefetchable bit Set.

• The minimum memory address range requested by a [BAR](#bookmark978)is 128 bytes.

• A PCI Express Endpoint must appear within one of the hierarchy domains originated by the Root Complex.

[**1.3.2.3**](1.3.2.3) **Root Complex Integrated Endpoint Rules**

• A Root Complex Integrated Endpoint ([RCiEP)](#bookmark987) is implemented on internal logic of Root Complexes that contains the Root Ports.

• An [RCiEP](#bookmark987)must be a Function with a Type 00h Configuration Space header.

• An [RCiEP](#bookmark987)must support Configuration Requests as a Completer.

• An [RCiEP](#bookmark987) must not require I/O resources claimed through BAR(s).

• An [RCiEP](#bookmark987) must not generate I/O Requests.

• An [RCiEP](#bookmark987)must not support Locked Requests as a Completer or generate them as a Requester. PCI

Express-compliant software drivers and applications must be written to prevent the use of lock semantics when accessing an [RCiEP.](#bookmark987)

• An [RCiEP](#bookmark987)operating as the Requester of a Memory Transaction is required to be capable of generating addresses equal to or greater than the Host is capable of handling as a Completer.

• An [RCiEP](#bookmark987)is required to support MSI or MSI-X or both if an interrupt resource is requested. If MSI is

implemented, an [RCiEP](#bookmark987)is permitted to support either the 32-bit or 64-bit Message Address version of the MSI Capabilitystructure.

• An [RCiEP](#bookmark987)is permitted to support 32-bit addressing for [Base Address Registers](#bookmark978)that request memory resources.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• An [RCiEP](#bookmark987) must not implementLink Capabilities,Link Status,Link Control,Link Capabilities 2,Link Status 2, and Link Control 2 registers in the PCI Express Extended Capability.

• If an [RCiEP](#bookmark987)is associated with an optional [Root Complex Event Collector](#bookmark1000)it must signal PME and error conditions through the [Root Complex Event Collector.](#bookmark1001)

• An [RCiEP](#bookmark987)must not be associated with more than one [Root Complex Event Collector.](#bookmark1002)

• An [RCiEP](#bookmark987)does not implementActive State Power Management.

• An [RCiEP](#bookmark987)may not be hot-plugged independent of the Root Complex as a whole.

• An [RCiEP](#bookmark987)must not appear in any of the hierarchy domains exposed by the Root Complex.

• An [RCiEP](#bookmark987) must not appear in Switches.

**1.3.3 Switch**

A Switch is defined as a logical assembly of multiple virtual PCI-to-PCI Bridge devices as illustrated in [Figure 1-3](#bookmark24). All Switches are governed by the following base rules.



|  |
| --- |
|  |

|  |  |
| --- | --- |
| Legend | |
| |  | | --- | |  | | PCI Express Link  Upstream Port  Downstream Port |

|  |
| --- |
| Virtual PCI-PCI Bridge |

|  |
| --- |
| Virtual PCI-PCI Bridge |

|  |
| --- |
| Virtual PCI-PCI Bridge |

Virtual PCI-PCI Bridge

|  |  |  |
| --- | --- | --- |
| Switch | | |
|  |  |  |
|  |  |
|  | |

OM13752

Figure 1-3 Logical Block Diagram of a Switch

• Switches appear to configuration software as two or more logical PCI-to-PCI Bridges.

• A Switch forwards transactions using PCI Bridge mechanisms; e.g., address-based routing except when engaged in a Multicast, as defined in Section 6.14 .

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• Except as noted in this document, a Switch must forward all types of Transaction Layer Packets (TLPs) between any set of Ports.

• Locked Requests must be supported as specified in Section 6.5 . Switches are not required to support Downstream Ports as initiating Ports for Locked Requests.

• Each enabled Switch Port must comply with the Flow Control specification within this document.

• A Switch is not allowed to split a packet into smaller packets, e.g., a single packet with a 256-byte payload must not be divided into two packets of 128 bytes payload each.

• Arbitration between Ingress Ports (inbound Link) of a Switch may be implemented using round robin or

weighted round robin when contention occurs on the same Virtual Channel. This is described in more detail

later within the specification.

• Endpoints (represented by Type 00h Configuration Space headers) must not appear to configuration software on the Switch’s internal bus as peers of the virtual PCI-to-PCI Bridges representing the Switch Downstream

Ports.

**1.3.4 Root Complex Event Collector**

• A Root Complex Event Collector provides support for terminating error and PME messages from [RCiEPs.](#bookmark987)

• A Root Complex Event Collector must follow all rules for an [RCiEP.](#bookmark987)

• A Root Complex Event Collector is not required to decode any memory or I/O resources.

• A Root Complex Event Collector is identified by its Device/Port Type value (seeSection 7.5.3.2).

• A Root Complex Event Collector has the Base Class 08h, Sub-Class 07hand Programming Interface 00h.2

• A Root Complex Event Collector resides on a Bus in the Root Complex. Multiple Root Complex Event Collectors are permitted to reside on a single Bus.

• A Root Complex Event Collector explicitly declares supported[RCiEPs](#bookmark987)through the Root Complex Event Collector Endpoint Association Extended Capability.

• Root Complex Event Collectors are optional.

**1.3.5 PCI Express to PCI/PCI-X Bridge**

• A PCI Express to PCI/PCI-X Bridge provides a connection between a PCI Express fabric and a PCI/PCI-X hierarchy.

**1.4 Hardware/Software Model for Discovery, Configuration and** **Operation**

The PCI/PCIe hardware/software model includes architectural constructs necessary to discover, configure, and use a Function, without needing Function-specific knowledge. Key elements include:

• A configuration model which provides system software the means to discover hardware Functions available in a system



2. Since an earlier version of this specification used Sub-Class 06h for this purpose, an implementation is still permitted to use Sub-Class 06h, but this is strongly discouraged.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• Mechanisms to perform basic resource allocation for addressable resources such as memory space and interrupts

• Enable/disable controls for Function response to received Requests, and initiation of Requests

• Well-defined ordering and flow control models to support the consistent and robust implementation of hardware/software interfaces

The PCI Express configuration model supports two mechanisms:

• PCI-compatible configuration mechanism: The PCI-compatible mechanism supports 100% binary

compatibility with Conventional PCI aware operating systems and their corresponding bus enumeration and configuration software.

• PCI Express enhanced configuration mechanism: The enhanced mechanism is provided to increase the size of available Configuration Space and to optimize access mechanisms.

Each PCI Express Link is mapped through a virtual PCI-to-PCI Bridge structure and has a logical PCI bus associated with it. The virtual PCI-to-PCI Bridge structure may be part of a PCI Express Root Complex Port, a Switch Upstream Port, or a Switch Downstream Port. A Root Port is a virtual PCI-to-PCI Bridge structure that originates a PCI Express hierarchy

domain from a PCI Express Root Complex. Devices are mapped into Configuration Space such that each will respond to a particular Device Number.

**1.5 PCI Express Layering Overview**

This document specifies the architecture in terms of three discrete logical layers: the Transaction Layer, the Data Link Layer, and the Physical Layer. Each of these layers is divided into two sections: one that processes outbound (to be transmitted) information and one that processes inbound (received) information, as shown in [Figure 1-4 .](#bookmark1005)

The fundamental goal of this layering definition is to facilitate the reader’s understanding of the specification. Note that this layering does not imply a particular PCI Express implementation.



|  |  |  |  |
| --- | --- | --- | --- |
| Trans | | action | |
|  | |  |  |
| Data | | Link | |
|  | |  |  |
| Phy | | sical | |
|  | Logical | Sub-block |  |
|  | Electrical | Sub-block |
| RX | | TX | |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Trans | | action |
| Data | | Link |
| Phy | | sical    Sub-block    Sub-block    TX |
|  | Logical |
|  | Electrical |
| RX | |

OM13753

Figure 1-4 High-Level Layering Diagram

PCI Express uses packets to communicate information between components. Packets are formed in the Transaction and Data Link Layers to carry the information from the transmitting component to the receiving component. As the

transmitted packets flow through the other layers, they are extended with additional information necessary to handle packets at those layers. At the receiving side the reverse process occurs and packets get transformed from their Physical Layer representation to the Data Link Layer representation and finally (for Transaction Layer Packets) to the form that can be processed by the Transaction Layer of the receiving device.[Figure 1-5](#bookmark1006)shows the conceptual flow of transaction level packet information through the layers.

|  |
| --- |
| Sequence Number |

|  |
| --- |
| Header |

|  |
| --- |
| ECRC |

|  |
| --- |
| Data |

|  |
| --- |
| LCRC |

|  |
| --- |
| Framing |

Data

Physical Layer

|  |
| --- |
| Framing |

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  |  | Transaction Layer |  |  |
| Link Layer |
|  | | |

OM13754

Figure 1-5 Packet Flow Through the Layers

Note that a simpler form of packet communication is supported between two Data Link Layers (connected to the same Link) for the purpose of Link management.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**1.5.1 Transaction Layer**

The upper Layer of the architecture is the Transaction Layer. The Transaction Layer ’s primary responsibility is the assembly and disassembly of TLPs. TLPs are used to communicate transactions, such as read and write, as well as certain types of events. The Transaction Layer is also responsible for managing credit-based flow control for TLPs.

Every request packet requiring a response packet is implemented as a Split Transaction. Each packet has a unique

identifier that enables response packets to be directed to the correct originator. The packet format supports different forms of addressing depending on the type of the transaction (Memory, I/O, Configuration, and Message). The Packets may also have attributes such as No Snoop,Relaxed Ordering, andID-Based Ordering (IDO).

The Transaction Layer supports four address spaces: it includes the three PCI address spaces (memory, I/O, and

configuration) and adds Message Space. This specification uses Message Space to support all prior sideband signals, such as interrupts, power-management requests, and so on, as in-band Message transactions. You could think of PCI Express Message transactions as “virtual wires” since their effect is to eliminate the wide array of sideband signals currently used in a platform implementation.

**1.5.2 Data Link Layer**

The middle Layer in the stack, the Data Link Layer, serves as an intermediate stage between the Transaction Layer and the Physical Layer. The primary responsibilities of the Data Link Layer include Link management and data integrity,

including error detection and error correction.

The transmission side of the Data Link Layer accepts TLPs assembled by the Transaction Layer, calculates and applies a data protection code and TLP sequence number, and submits them to Physical Layer for transmission across the Link.

The receiving Data Link Layer is responsible for checking the integrity of received TLPs and for submitting them to the Transaction Layer for further processing. On detection of TLP error(s), this Layer is responsible for requesting

retransmission of TLPs until information is correctly received, or the Link is determined to have failed.

The Data Link Layer also generates and consumes packets that are used for Link management functions. To differentiate these packets from those used by the Transaction Layer (TLP), the term Data Link Layer Packet (DLLP) will be used when referring to packets that are generated and consumed at the Data Link Layer.

**1.5.3 Physical Layer**

The Physical Layer includes all circuitry for interface operation, including driver and input buffers, parallel-to-serial and serial-to-parallel conversion,PLL(s), and impedance matching circuitry. It also includes logical functions related to

interface initialization and maintenance. The Physical Layer exchanges information with the Data Link Layer in an

implementation-specific format. This Layer is responsible for converting information received from the Data Link Layer

into an appropriate serialized format and transmitting it across the PCI Express Link at a frequency and width compatible with the device connected to the other side of the Link.

The PCI Express architecture has “hooks” to support future performance enhancements via speed upgrades and

advanced encoding techniques. The future speeds, encoding techniques or media may only impact the Physical Layer definition.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**1.5.4 Layer Functions and Services**

[**1.5.4.1**](1.5.4.1) **Transaction Layer Services**

The Transaction Layer, in the process of generating and receiving TLPs, exchanges Flow Control information with its complementary Transaction Layer on the other side of the Link. It is also responsible for supporting both software and hardware-initiated power management.

Initialization and configuration functions require the Transaction Layer to:

• Store Link configuration information generated by the processor or management device

• Store Link capabilities generated by Physical Layer hardware negotiation of width and operational frequency ATransaction Layer ’s Packet generation and processing services require it to:

• Generate TLPs from device core Requests

• Convert received Request TLPs into Requests for the device core

• Convert received Completion Packets into a payload, or status information, deliverable to the core

• Detect unsupported TLPs and invoke appropriate mechanisms for handling them

• If end-to-end data integrity is supported, generate the end-to-end data integrity CRC and update the TLP header accordingly.

Flow Control services:

• The Transaction Layer tracks Flow Control credits for TLPs across the Link.

• Transaction credit status is periodically transmitted to the remote Transaction Layer using transport services of the Data Link Layer.

• Remote Flow Control information is used to throttle TLP transmission. Ordering rules:

• PCI/PCI-X compliant producer/consumer ordering model

• Extensions to supportRelaxed Ordering

• Extensions to supportID-Based Ordering Power management services:

• Software-controlled power management through mechanisms, as dictated by system software.

• Hardware-controlled autonomous power management minimizes power during full-on power states. Virtual Channels and Traffic Class:

• The combination of Virtual Channel mechanism and Traffic Class identification is provided to support differentiated services and QoS support for certain classes of applications.

• Virtual Channels: Virtual Channels provide a means to support multiple independent logical data flows over

given common physical resources of the Link. Conceptually this involves multiplexing different data flows onto

a single physical Link.