5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Ordered Set in the highest data rate after equalization has been performed, the Data Blocks will carry the alternate protocol and the Link will be under the control of the alternate protocol.

[**4.2.4.3**](4.2.4.3) **Electrical Idle Sequences (EIOS)**

Before a Transmitter enters Electrical Idle, it must always send an Electrical Idle Ordered Set Sequence (EIOSQ), unless otherwise specified. An Electrical Idle Ordered Set Sequence (EIOSQ) is defined as one EIOS if the current Data Rate is 2.5 GT/s, 8.0 GT/s, 16.0 GT/s, or 32.0 GT/s Data Rate, or two consecutive EIOSs if the current Data Rate is 5.0 GT/s.

When using 8b/10b encoding, an EIOS is a K28.5 (COM) followed by three K28.3 (IDL) Symbols. Transmitters must

transmit all Symbols of an EIOS. An EIOS is received when the COM and two of the three IDL Symbols are received. When using 128b/130b encoding, an EIOS is an Ordered Set block, as defined in [Table 4-11 .](#bookmark2) Transmitters must transmit all

Symbols of an EIOS if additional EIOSs are to be transmitted following it. Transmitters must transmit Symbols 0-13 of an EIOS, but are permitted to terminate the EIOS anywhere in Symbols 14 or 15, when transitioning to Electrical Idle after it. An EIOS is considered received when Symbols 0-3 of an Ordered Set Block match the definition of an EIOS.

**IMPLEMENTATION NOTE**

Truncation of EIOS Ordered Set

Truncation in the last EIOS is allowed to help implementations where a transmitter may terminate on an internal clock boundary that may not align on a Symbol boundary due to 128b/130b encoding. Truncation is okay since Receivers will just look at the first four Symbols to conclude it is an EIOS.



After transmitting the last Symbol of the last Electrical Idle Ordered Set, the Transmitter must be in a valid Electrical Idle state as specified by T TX-IDLE-SET-TO-IDLE (see Table 8-7).

Table 4-10 Electrical Idle Ordered Set (EIOS) for 2.5 GT/s and 5.0 GT/sData Rates

|  |  |  |
| --- | --- | --- |
| Symbol Number | Encoded Values | Description |
| 0 | K28.5 | COM for Symbol alignment |
| 1 | K28.3 | IDL |
| 2 | K28.3 | IDL |
| 3 | K28.3 | IDL |

Table 4-11 Electrical Idle Ordered Set (EIOS) for 8.0 GT/s and Above Data Rates

|  |  |  |
| --- | --- | --- |
| Symbol Numbers | Value | Description |
| 0-15 | 66h | EIOS Identifier and Payload |

Table 4-12 Electrical Idle Exit Ordered Set (EIEOS) for 5.0 GT/sData Rate

|  |  |  |
| --- | --- | --- |
| Symbol Number | Encoded Values | Description |
| 0 | K28.5 | COM for Symbol alignment |
| 1-14 | K28.7 | EIE - K Symbol with low frequency components for helping achieve exit from Electrical Idle |
| 15 | D10.2 | TS1 Identifier (See Note 1) |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Symbol Number | Encoded Values | Description |

Notes:

1. This symbol is not scrambled. Previous versions of this specification were less clear and some implementations may have incorrectly scrambled this symbol. It is recommended that devices be tolerant of receiving EIEOS in which this symbol is scrambled.



Table 4-13 Electrical Idle Exit Ordered Set (EIEOS) for 8.0 GT/sData Rates

|  |  |  |
| --- | --- | --- |
| Symbol Numbers | Value | Description |
| 0, 2, 4, 6, 8, 10, 12, 14 | 00h | Symbol 0: EIEOS Identifier  A low frequency pattern that alternates between eight 0s and eight 1s. |
| 1, 3, 5, 7, 9, 11, 13, 15 | FFh | A low frequency pattern that alternates between eight 0s and eight 1s. |

Table 4-14 Electrical Idle Exit Ordered Set (EIEOS) for 16.0 GT/sData Rate

|  |  |  |
| --- | --- | --- |
| Symbol Numbers | Value | Description |
| 0, 1, 4, 5, 8, 9, 12, 13 | 00h | Symbol 0: EIEOS Identifier  A low frequency pattern that alternates between sixteen 0s and sixteen 1s. |
| 2, 3, 6, 7, 10, 11, 14, 15 | FFh | A low frequency pattern that alternates between sixteen 0s and sixteen 1s. |

Table 4-15 Electrical Idle Exit Ordered Set (EIEOS) for 32.0 GT/sData Rate

|  |  |  |
| --- | --- | --- |
| Symbol Numbers | Value | Description |
| 0, 1, 2, 3, 8, 9, 10, 11 | 00h | Symbol 0: EIEOS Identifier  A low frequency pattern that alternates between thirty-two 0s and thirty-two 1s. |
| 4, 5, 6, 7, 12, 13, 14, 15 | FFh | A low frequency pattern that alternates between thirty-two 0s and thirty-two 1s. |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Time = 10 UI

Time = 0 UI

Time = 2 UI

Time = 122 UI



|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |



Symbol 0 Symbol 1 Symbol 15

Sync

 Unscrambled 128-bit Payload   Block 

(Electrical Idle Exit Ordered Set at 8.0 GT/s Data Rate)

Time = 0 UI

Time = 18 UI Time = 26 UI Time = 114 UI Time = 122 UI

Time = 2 UI

Time = 10 UI



|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1  0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1  1 | 1 |



Symbol 0 Symbol 1 Symbol 2 Symbol 3 Symbol 14 Symbol 15

Sync

 Unscrambled 128-bit Payload   Block 

(Electrical Idle Exit Ordered Set at 16.0 GT/s Data Rate)

Time = 0 UI

Time = 66 UI Time =98 UI Time = 130 UI

Time = 2 UI

Time = 34 UI

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1  0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1  1 | 1 |

Symbols 0 to 3 Symbols 4 to 7 Symbols 8 to 11 Symbols 12 to 15

Sync

 Unscrambled 128-bit Payload   Block 

(Electrical Idle Exit Ordered Set at 32.0 GT/s Data Rate) A-0810C

Figure 4-25 Electrical Idle Exit Ordered Set for 8.0 GT/s and Above Data Rates (**EIEOS**)

The Electrical Idle Exit Ordered Set (EIEOS) is transmitted only when operating at speeds other than 2.5 GT/s. It is a low frequency pattern transmitted periodically to help ensure that receiver Electrical Idle exit circuitry can detect an exit

from Electrical Idle. When using 128b/130b encoding, it is also used for Block Alignment as described in Section 4.2.2.2.1

.

An Electrical Idle Exit Ordered Set Sequence (**EIEOSQ**) comprises of two consecutive EIEOS for data rates of 32.0 GT/s and

above and one EIEOS for 5.0 GT/s, 8.0 GT/s, and 16.0 GT/s. The two EIEOS at 32.0 GT/s must be back to back and

uniterrupted in order to be considered consecutive and form an [EIEOSQ.](#bookmark7) Irrespective of the length of the [EIEOSQ,](#bookmark7) block alignment still occurs on an EIEOS.

When using 8b/10b encoding and operating at 5.0 GT/s, an [EIEOSQ,](#bookmark7) as defined in [Table 4-12 ,](#bookmark3) is transmitted in the following situations:

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• Before the first TS1 Ordered Set after entering the LTSSM[Configuration.Linkwidth.Start](#bookmark9)state.

• Before the first TS1 Ordered Set after entering the LTSSM[Recovery.RcvrLock](#bookmark10)state.

• After every 32 TS1 or TS2 Ordered Sets are transmitted in the LTSSM[Configuration.Linkwidth.Start,](#bookmark11) [Recovery.RcvrLock,](#bookmark12) and [Recovery.RcvrCfg](#bookmark13)states. The TS1/TS2 count is set to 0 when:

。 An EIEOS is transmitted.

。 The first TS2 Ordered Set is received while in the LTSSM[Recovery.RcvrCfg](#bookmark14)state.

When using 128b/130b encoding, an [EIEOSQ,](#bookmark7) as defined in [Table 4-13](#bookmark4)through[Table 4-15](#bookmark5)and [Figure 4-25 ,](#bookmark8) is transmitted in the following situations:

• Before the first TS1 Ordered Set after entering the LTSSM[Configuration.Linkwidth.Start](#bookmark15)substate.

• Before the first TS1 Ordered Set after entering the LTSSM[Recovery.RcvrLock](#bookmark16)substate.

• Immediately following an EDS Framing Token when ending a Data Stream and not transmitting an EIOS and not entering the LTSSM[Recovery.RcvrLock](#bookmark17)substate.

• After every 32 TS1 or TS2 Ordered Sets are transmitted in all LTSSM states which require transmission of TS1 or TS2 Ordered Sets. The TS1/TS2 count is set to 0 when:

。 An EIEOS is transmitted.

。 The first TS2 Ordered Set is received while in the LTSSM[Recovery.RcvrCfg](#bookmark18)state.

。 The first TS2 Ordered Set is received while in the LTSSM[Configuration.Complete](#bookmark19)state.

。 A Downstream Port is in Phase 2 of the LTSSM[Recovery.Equalization](#bookmark20)state and two consecutive TS1 Ordered Sets are received on any Lane with the Reset EIEOS Interval Count bit set.

。 An Upstream Port is in Phase 3 of the LTSSM[Recovery.Equalization](#bookmark21)state and two consecutive TS1 Ordered Sets are received on any Lane with the Reset EIEOS Interval Count bit set.

• After every 65,536 TS1 Ordered Sets are transmitted in the LTSSM[Recovery.Equalization](#bookmark22)state if the Reset EIEOS Interval Count bit has prevented it from being transmitted for that interval. Implementations are permitted to satisfy this requirement by transmitting an EIEOSQ within two TS1 Ordered Sets of when the scrambling LFSR matches its seed value.

• As part of an FTS Ordered Set, Compliance Pattern, or Modified Compliance pattern as described in the relevant sections.

Example: An LTSSM enters[Recovery.RcvrLock](#bookmark23)from L0 in 5.0 GT/s data rate. It transmits an EIEOS followed by TS1

Ordered Sets. It transmits 32 TS1 Ordered Sets following which it transmits the second EIEOS. Subsequently it sends two more TS1 Ordered Sets and enters[Recovery.RcvrCfg](#bookmark24)where it transmits the third EIEOS after transmitting 30 TS2 Ordered Sets. It transmits 31 more TS2 Ordered Sets (after the first 30 TS2 Ordered Sets) in [Recovery.RcvrCfg](#bookmark25)when it receives a

TS2 Ordered Set. Since it receives its first TS2 Ordered Set, it will reset its EIEOS interval count to 0 and keep transmitting another 16 TS2 Ordered Sets before transitioning to[Recovery.Idle](#bookmark26). Thus, it did not send an EIEOS in the midst of the last 47 TS2 Ordered Sets since the EIEOS interval count got reset to 0b. From[Recovery.Idle,](#bookmark27) the LTSSM transitions to

[Configuration.Linkwidth.Start](#bookmark28)and transmits an EIEOS after which it starts transmitting the TS1 Ordered Sets.

While operating in speeds other than 2.5 GT/s, an implementation is permitted to not rely on the output of the Electrical Idle detection circuitry except when receiving the EIEOS during certain LTSSM states or during the receipt of the FTS

prepended by the four consecutive EIE Symbols (see [Section 4.2.4.6](#bookmark29)) at the Receiver during Rx[L0s](#bookmark30)or the Modified Compliance Pattern in [Polling.Compliance](#bookmark31)when the circuitry is required to signal an exit from Electrical Idle.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**4.2.4.4**](4.2.4.4) **Inferring Electrical Idle**

A device is permitted in all speeds of operation to infer Electrical Idle instead of detecting Electrical Idle using analog circuitry.[Table 4-16](#bookmark33)summarizes the conditions to infer Electrical Idle in the various substates.

Table 4-16 Electrical Idle Inference Conditions

|  |  |  |  |
| --- | --- | --- | --- |
| State | 2.5 GT/s | 5.0 GT/s | 8.0 GT/s and higher data rates |
| L0 | Absence of Flow Control  Update DLLP56 or alternatively a SKP Ordered Set in a 128 μs window | Absence of Flow Control  Update DLLP57 or alternatively a SKP Ordered Set in a 128 μs window | Absence of Flow Control  Update DLLP58 or alternatively a SKP Ordered Set in a 128 μs window |
| [Recovery.RcvrCfg](#bookmark34) | Absence of a TS1 or TS2 Ordered Set in a 1280 UI interval | Absence of a TS1 or TS2 Ordered Set in a 1280 UI interval | Absence of a TS1 or TS2  Ordered Set in a 4 ms window |
| [Recovery.Speed](#bookmark35)when  [successful\_speed\_negotiation](#bookmark36) = 1b | Absence of a TS1 or TS2 Ordered Set in a 1280 UI interval | Absence of a TS1 or TS2 Ordered Set in a 1280 UI interval | Absence of a TS1 or TS2 Ordered Set in a 4680 UI interval |
| [Recovery.Speed](#bookmark37)when  [successful\_speed\_negotiation](#bookmark38) = 0b | Absence of an exit from Electrical Idle in a 2000 UI interval | Absence of an exit from  Electrical Idle in a 16000 UI interval | Absence of an exit from  Electrical Idle in a 16000 UI interval |
| [Loopback.Active](#bookmark39) (as slave) | Absence of an exit from Electrical Idle in a 128 μs window | N/A | N/A |

The Electrical Idle exit condition must not be determined based on inference of Electrical Idle condition. For area

efficiency, an implementation is permitted to choose to implement a common timeout counter per LTSSM and look for the Electrical Idle inference condition within the common timeout window determined by the common counter for each of the Lanes the LTSSM controls instead of having a timeout counter per Lane.



56.A Flow Control Update DLLP is either an UpdateFC as defined in this specification or an MRUpdateFC as defined in [MR-IOV].

57.A Flow Control Update DLLP is either an UpdateFC as defined in this specification or an MRUpdateFC as defined in [MR-IOV].

58.A Flow Control Update DLLP is either an UpdateFC as defined in this specification or an MRUpdateFC as defined in [MR-IOV].

Page 305

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Inference of Electrical Idle

In the L0 state, one or more Flow Control Update DLLPs are expected to be received in a 128 μs window. Also in L0, one or more SKP Ordered Sets are expected to be received in a 128 μs window. As a simplification, it is

permitted to use either one (or both) of these indicators to infer Electrical Idle. Hence, the absence of a Flow Control Update DLLP and/or a SKP Ordered Set in any 128 μs window can be inferred as Electrical Idle. In

[Recovery.RcvrCfg](#bookmark40)as well as [Recovery.Speed](#bookmark41)with successful speed negotiation, the Receiver should receive TS1 or TS2 Ordered Sets continuously with the exception of the EIEOS and the SKP Ordered Set. Hence, the absence of a TS1 or TS2 Ordered Set in the interval specified above must be treated as Electrical Idle for components that

implement the inference mechanism. In the event that the device enters[Recovery.Speed](#bookmark42)with

[successful\_speed\_negotiation](#bookmark43)= 0b, there is a possibility that the device had failed to receive Symbols. Hence, the Electrical Idle inference is done as an absence of exit from Electrical Idle. In data rates other than 2.5 GT/s,

Electrical Idle exit is guaranteed only on receipt of an EIEOS. Hence, the window is set to 16000 UI for detecting an exit from Electrical Idle in 5.0 GT/s and above data rates. In 2.5 GT/s data rate, Electrical Idle exit must be detected with every Symbol received. Hence, absence of Electrical Idle exit in a 2000 UI window constitutes an Electrical

Idle condition.



[**4.2.4.5**](4.2.4.5) **Lane Polarity Inversion**

During the training sequence in [Polling,](#bookmark45) the Receiver looks at Symbols 6-15 of the TS1 and TS2 Ordered Sets as the

indicator of Lane polarity inversion (D+ and D- are swapped). If Lane polarity inversion occurs, the TS1 Symbols 6-15

received will be D21.5 as opposed to the expected D10.2. Similarly, if Lane polarity inversion occurs, Symbols 6-15 of the TS2 Ordered Set will be D26.5 as opposed to the expected D5.2. This provides the clear indication of Lane polarity

inversion.

If polarity inversion is detected the Receiver must invert the received data. The Transmitter must never invert the transmitted data. Support for Lane Polarity Inversion is required on all PCI Express Receivers across all Lanes

independently.

[**4.2.4.6**](4.2.4.6) **Fast Training Sequence (FTS)**

Fast Training Sequence (FTS) is the mechanism that is used for bit and Symbol lock when transitioning from [L0s](#bookmark47)to L0. The FTS is used by the Receiver to detect the exit from Electrical Idle and align the Receiver ’s bit and Symbol receive circuitry to the incoming data. Refer to[Section 4.2.5f](#bookmark48)or a description of L0 and [L0s.](#bookmark49)

• **At 2.5 GT/s and 5.0 GT/sdata rates:**

A single FTS is comprised of one K28.5 (COM) Symbol followed by three K28.1 Symbols. The maximum number of FTSs (N\_FTS) that a component can request is 255, providing a bit time lock of 4 \* 255 \* 10 \* UI. If the data

rate is 5.0 GT/s, four consecutive EIE Symbols are transmitted at valid signal levels prior to transmitting the first FTS. These Symbols will help the Receiver detect exit from Electrical Idle. An implementation that does not

guarantee proper signaling levels for up to the allowable time on the Transmitter pins (see[Section 4.2.4.6)](#bookmark46)

since exiting Electrical Idle condition is required to prepend its first FTS by extra EIE Symbols so that the

Receiver can receive at least four EIE Symbols at valid signal levels. Implementations must not transmit more than eight EIE Symbols prior to transmitting the first FTS. A component is permitted to advertise different

N\_FTS rates at different speeds. At 5.0 GT/s, a component may choose to advertise an appropriate N\_FTS

number considering that it will receive the four EIE Symbols. 4096 FTSs must be sent when the Extended Synch bit is set in order to provide external Link monitoring tools with enough time to achieve bit and framing

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

synchronization. SKP Ordered Sets must be scheduled and transmitted between FTSs as necessary to meet the definitions in [Section 4.2.7](#bookmark50)with the exception that no SKP Ordered Sets can be transmitted during the first

N\_FTS FTSs. A single SKP Ordered Set is always sent after the last FTS is transmitted. It is permitted for this SKP Ordered Set to affect or not affect the scheduling of subsequent SKP Ordered Sets for Clock Tolerance

Compensation by the Transmitter as described in [Section 4.2.7 .](#bookmark51) Note that it is possible that two SKP Ordered Sets can be transmitted back to back (one SKP Ordered Set to signify the completion of the 4096 FTSs and one scheduled and transmitted to meet the definitions described in[Section 4.2.7)](#bookmark52).

• **At 8.0 GT/s and above data rates:**

A single FTS is a 130-bit unscrambled Ordered Set Block, as shown in [Table 4-17 .](#bookmark53) The maximum number of

FTSs (N\_FTS) that a component can request is 255, providing a bit time lock of 130 \* 255 UI (130 \* 263 or 273 UI if including the periodic EIEOS). A component is permitted to advertise different N\_FTS values at different

speeds. On exit from [L0s,](#bookmark54) the transmitter first transmits an [EIEOSQ](#bookmark7)which will help the receiver detect exit from Electrical Idle due to its low frequency content. After that first[EIEOSQ,](#bookmark7) the transmitter must send the required number of FTS (4096 when the Extended Synch bit is Set; otherwise N\_FTS),with an [EIEOSQ](#bookmark7)transmitted after every 32 FTS. The FTS sequence will enable the receiver obtain bit lock (and optionally to do Block alignment). When the Extended Synch bit is Set, SKP Ordered Sets must be scheduled and transmitted between FTSs and [EIEOSQ](#bookmark7)as necessary to meet the definitions in [Section 4.2.7 .](#bookmark55) The last FTS Ordered Set of the FTS sequence, if any (no FTS Ordered Sets are sent if N\_FTS is equal to zero), is followed by a final [EIEOSQ](#bookmark7)that will help the

receiver acquire Block alignment. Implementations are permitted to send two EIEOS back to back even at a

data rate below 32.0 GT/s following the last FTS Ordered Set if the N\_FTS is a multiple of 32. The EIEOS resets the scrambler in both the Transmitter as well as the Receiver. Following the final[EIEOSQ,](#bookmark7) an SDS Ordered Set is transmitted to help the receiver perform de-skew and to indicate the transition from Ordered Sets to Data

Stream. After the SDS Ordered Set is transmitted, a Data Block must be transmitted.

**IMPLEMENTATION NOTE**

Scrambling LFSR During FTS Transmission in 128b/130b Encoding

Since the scrambler is reset on the last EIEOS, and none of the ordered set in the FTS sequence is scrambled, it does not matter whether implementations choose to advance the scrambler or not during the time FTS is

received.



Table 4-17 FTSfor

8.0 GT/s and Above Data

Rates

|  |  |
| --- | --- |
| Symbol Number | Value |
| 0 | 55h |
| 1 | 47h |
| 2 | 4Eh |
| 3 | C7h |
| 4 | CCh |
| 5 | C6h |
| 6 | C9h |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |
| --- | --- |
| Symbol Number | Value |
| 7 | 25h |
| 8 | 6Eh |
| 9 | ECh |
| 10 | 88h |
| 11 | 7Fh |
| 12 | 80h |
| 13 | 8Dh |
| 14 | 8Bh |
| 15 | 8Eh |

N\_FTS defines the number of FTSs that must be transmitted when transitioning from [L0s](#bookmark56)to L0. At the 2.5 GT/s data rate, the value that can be requested by a component corresponds to a Symbol lock time of 16 ns (N\_FTS set to 0band one

SKP Ordered Set) to ~4 μs (N\_FTS set to 255), except when the Extended Synch bit is Set, which requires the transmission of 4096 FTSs resulting in a bit lock time of 64 μs. For 8.0 GT/s and above data rates, when the Extended Synch bit is Set, the transmitter is required to send 4096 FTS Ordered Set Blocks. Note that the N\_FTS value reported by a component

may change; for example, due to software modifying the value in the Common Clock Configuration bit (Section 7.5.3.7).

If the N\_FTS period of time expires before the Receiver obtains bit lock, Symbol lock or Block alignment, and

Lane-to-Lane de-skew on all Lanes of the configured Link, the Receiver must transition to the[Recovery](#bookmark57)state. This sequence is detailed in the LTSSM in [Section 4.2.5 .](#bookmark58)

[**4.2.4.7**](4.2.4.7) **Start of Data Stream Ordered Set (SDS Ordered Set)**

The Start of Data Stream (SDS) Ordered Set, described in [Table 4-18](#bookmark60)and [Table 4-19](#bookmark61), is defined only for 128b/130b

encoding. It is transmitted in the [Configuration.Idle,](#bookmark62)[Recovery.Idle,](#bookmark63) and [Tx\_L0s.FTS](#bookmark64) LTSSM states to define the transition from Ordered Set Blocks to a Data Stream, and [Loopback Masters](#bookmark65)are permitted to transmit it as described in Section 4.2.2.6. It must not be transmitted at any other time. While not in the[Loopback](#bookmark66)state, the Block following an SDS

Ordered Set must be a Data Block, and the first Symbol of that Data Block is the first Symbol of the Data Stream.

Table 4-18 SDS Ordered Set (for 8.0 GT/s and

16.0 GT/sData Rate)

|  |  |  |
| --- | --- | --- |
| Symbol Number | Value | Description |
| 0 | E1h | SDS Ordered Set Identifier |
| 1-15 | 55h | Body of SDS Ordered Set |

Table 4-19 SDS Ordered Set (for 32.0 GT/s and

higher Data Rate)

|  |  |  |
| --- | --- | --- |
| Symbol Number | Value | Description |
| 0 | E1h | SDS Ordered Set Identifier |
| 1-15 | 87h | Body of SDS Ordered Set |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**4.2.4.8**](4.2.4.8) **Link Error Recovery**

• Link Errors, when operating with 8b/10b encoding are:

。 8b/10b decode errors, Framing Errors, loss of Symbol lock, Elasticity Buffer Overflow/Underflow, or loss of Lane-to-Lane de-skew.

。 8b/10b decode errors must be checked and trigger a Receiver Error in specified LTSSM states (see

[Table 4-20](#bookmark67)), which is a reported error associated with the Port (seeSection 6.2). Triggering a

Receiver Error on any or all of Framing Error, Loss of Symbol Lock, Lane De-skew Error, and Elasticity Buffer Overflow/Underflow is optional.

• Link Errors, when operating with 128b/130b encoding, are:

。 Framing Errors, loss of Block Alignment, Elasticity Buffer Overflow/Underflow, or loss of Lane-to-Lane de-skew.

。 Framing errors must be checked and trigger a Receiver Error in the LTSSM states specified in [Table](#bookmark68) [4-20](#bookmark69). The Receiver Error is a reported error associated with the Port (seeSection 6.2). Triggering a Receiver Error on any of all of loss of Block Alignment, Elasticity Buffer Overflow/Underflow, and loss of Lane-to-Lane de-skew is optional.

• On a configured Link, which is in L0, error recovery will at a minimum be managed in a Layer above the Physical Layer (as described in Section 3.6) by directing the Link to transition to Recovery.

。 Note: Link Errors may also result in the Physical Layer initiating an LTSSM state transition from L0 to Recovery.

• All LTSSM states other than L0 make progress59 when Link Errors occur.

。 When operating with 8b/10b encoding, Link Errors that occur in LTSSM states other than L0 must not result in the Physical Layer initiating an LTSSM state transition.

。 When operating with 128b/130b encoding and not processing a Data Stream, Link Errors that occur in LTSSM states other than L0 must not result in the Physical Layer initiating an LTSSM state transition.

• When operating with 8b/10b encoding,if a Lane detects an implementation specific number of 8b/10b errors, Symbol lock must be verified or re-established as soon as possible.60

[**4.2.4.9**](4.2.4.9) **Reset**

Reset is described from a system point of view in Section 6.6 .

**4.2.4.9.1 Fundamental Reset**

When Fundamental Reset is asserted:

• The Receiver terminations are required to meetZ RX-HIGH-IMP-DC-POSand Z RX-HIGH-IMP-DC-NEG (see Table 8-10).

• The Transmitter is required only to meetI TX-SHORT (see Table 8-7).

• The Transmitter holds a constant DC common mode voltage.61 When Fundamental Reset is deasserted:



59. In this context, progress is defined as the LTSSM not remaining indefinitely in one state with the possible exception of Detect, or Disabled.

60. The method to verify and re-establish Symbol lock is implementation specific.

61. The common mode being driven is not required to meet the Absolute Delta Between DC Common Mode during L0 and Electrical Idle (V TX-CM-DC-ACTIVE-IDLE-DELTA) specification (seeTable 8-6).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• The Port LTSSM (see [Section 4.2.5)](#bookmark70) is initialized (see Section 6.6.1for additional requirements).

**4.2.4.9.2**[**Hot Reset**](#bookmark71)

[Hot Reset](#bookmark72) is a protocol reset defined in [Section 4.2.5.11 .](#bookmark73)

[**4.2.4.10**](4.2.4.10) **Link Data Rate Negotiation**

All devices are required to start Link initialization using a 2.5 GT/s data rate on each Lane. A field in the training sequence Ordered Set (seeSection 4.2.4.1) is used to advertise all supported data rates. The Link trains to L0 initially in 2.5 GT/s data rate after which a data rate change occurs by going through the[Recovery](#bookmark74)state.

[**4.2.4.11**](4.2.4.11) **Link Width and Lane Sequence Negotiation**

PCI Express Links must consist of 1, 2, 4, 8, 12, 16, or 32 Lanes in parallel, referred to as x1, x2, x4, x8, x12, x16,and x32

Links, respectively. All Lanes within a Link must simultaneously transmit data based on the same frequency with a skew between Lanes not to exceed L TX-SKEW (Table 8-10 ). The negotiation process is described as a sequence of steps.

The negotiation establishes values for Link number and Lane number for each Lane that is part of a valid Link; each Lane that is not part of a valid Link exits the negotiation to become a separate Link or remains in Electrical Idle.

During Link width and Lane number negotiation, the two communicating Ports must accommodate the maximum allowed Lane-to-Laneskew as specified by L RX-SKEWin Table 8-10 .

Optional Link negotiation behaviors include Lane reversal, variable width Links, splitting of Ports into multiple Links and the configuration of a crosslink.

Other specifications may impose other rules and restrictions that must be comprehended by components compliant to those other specifications; it is the intent of this specification to comprehend interoperability for a broad range of

component capabilities.

**4.2.4.11.1 Required and Optional Port Behavior**

• The ability for a xN Port to form a xN Link as well as a x1 Link (where N can be 32, 16, 12, 8, 4, 2, and 1) is required.

。 Designers must connect Ports between two different components in a way that allows those

components to meet the above requirement. If the Ports between components are connected in

ways that are not consistent with intended usage as defined by the component’s Port descriptions/ data sheets, behavior is undefined.

• The ability for a xN Port to form any Link width between N and 1 is optional.

。 An example of this behavior includes a x16 Port which can only configure into only one Link, but the width of the Link can be configured to bex12, x8, x4, x2 as well as the required widths of x16 and x1.

• The ability to split a Port into two or more Links is optional.

。 An example of this behavior would be a x16 Port that may be able to configure two x8 Links, four x4 Links, or 16 x1 Links.

• Support for Lane reversal is optional.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 If implemented, Lane reversal must be done for both the Transmitter and Receiver of a given Port for a multi-Lane Link.

。 An example of Lane reversal consists of Lane 0 of an Upstream Port attached to Lane N-1 of a

Downstream Port where either the Downstream or Upstream device may reverse the Lane order to configure a xN Link.

Support for formation of a crosslink is optional. In this context, a Downstream Port connected to a Downstream Port or an Upstream Port connected to an Upstream Port is a crosslink.

Current and future electromechanical and/or form factor specifications may require the implementation of some

optional features listed above. Component designers must read the specifications for the systems that the component(s) they are designing will used in to ensure compliance to those specifications.

[**4.2.4.12**](4.2.4.12) **Lane-to-Lane De-skew**

The Receiver must compensate for the allowable skew between all Lanes within a multi-Lane Link (seeTable 8-7and Table 8-10) before delivering the data and control to the Data Link Layer.

When using 8b/10b encoding, an unambiguous Lane-to-Lane de-skew mechanism may use one or more of the following:

• The COM Symbol of a received TS1 or TS2 Ordered Set

• The COM Symbol of a received Electrical Idle Exit Ordered Set

• The COM Symbol of the first received SKP Ordered Set after an FTS sequence

• The COM Symbol of a received SKP Ordered Set during a training sequence when not using[SRIS.](#bookmark77)

When using 128b/130b encoding, an unambiguous Lane-to-Lane de-skew mechanism may use one or more of the following:

• A received SDS Ordered Set

• A received Electrical Idle Exit Ordered Set except when exiting L0s

• The first received Electrical Idle Exit Ordered Set after an FTS Ordered Set when exiting L0s

• When operating at 8.0 GT/s, a received SKP Ordered Set

• When operating at a data rate of 16.0 GT/s or higher, the first received SKP Ordered Set after an FTS sequence

• When operating at a data rate of 16.0 GT/s or higher, a received SKP Ordered Set except when: 。 exiting a training sequence or

。 two SKP Ordered Sets are separated by an EDS

Other de-skew mechanisms may also be employed, provided they are unambiguous. Lane-to-Lane de-skew must be performed during Configuration, Recovery, and [L0s](#bookmark78)in the LTSSM.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Unambiguous Lane-to-Lane De-Skew:

The max skew at 2.5 GT/s that a receiver must be able to de-skew is 20 ns. A nominal SKP Ordered Set, i.e. one that does not have SKP Symbols added or removed by a Retimer, is 4 Symbols long, or 16 ns, at 2.5 GT/s.

Generally SKP Ordered Sets are transmitted such that they are well spaced out, and no particular care is needed to use them for de-skew, i.e. they provide an unambiguous mechanism. If back-to-back SKP Ordered Sets are

transmitted, an implementation that simply looks for the COM of the SKP Ordered Set to occur on each Lane at the same point in time may fail. When exiting [L0s](#bookmark79)a transmitter may send back-to-back SKP Ordered Sets after the last FTS Ordered Set of the Fast Training Sequence. De-skew must be obtained in [L0s,](#bookmark80) therefore the

implementation must comprehend back-to-back SKP Ordered Sets when performing de-skew in this case.

Exceptions to the unambiguous mechanism in [Section 4.2.4.12](#bookmark76)occur because back-to-back Ordered Sets might be sent, i.e. EIEOS might be sent back-to-back when exiting [L0s](#bookmark81)when using 128b/130b encoding. EIEOS can still be used for de-skew in this case, however the implementation must comprehend back-to-back EIEOS when

performing de-skew.

When operating at a data rate of 16.0 GT/s or higher, a transmitter may send back-to-back SKP Ordered Sets at the end of a Training Sequence, e.g., TS2 Ordered Set, SKP Ordered Set, SKP Ordered Set, SDS Ordered Set.

Implementations that choose to use SKP Ordered Sets for de-skew in this case are recommended to recognize that the back-to-back SKP Ordered Sets are different, i.e. Standard SKP Ordered Set followed by Control SKP Ordered Set.



[**4.2.4.13**](4.2.4.13) **Lane vs. Link Training**

The Link initialization process buildsunassociated Lanes of a Port into associated Lanes that form a Link. For Lanes to configure properly into a desired Link, the TS1 and TS2 Ordered Sets must have the appropriate fields (Symbol 3, 4, and 5) set to the same values on all Lanes.

Links are formed at the conclusion of Configuration.

• If the optional behavior of a Port being able to configure multiple Links is employed, the following observations can be made:

。 A separate LTSSM is needed for each separate Link that is desired to be configured by any given Port.

。 The LTSSM Rules are written for configuring one Link. The decision to configure Links in a serial fashion or parallel is implementation specific.

**4.2.5 Link Training and Status State Machine (LTSSM) Descriptions**

The LTSSM states are illustrated in [Figure 4-26](#bookmark82). These states are described in following sections.

All timeout values specified for the Link Training and Status state machine (LTSSM) are minus 0 seconds and plus 50% unless explicitly stated otherwise. All timeout values must be set to the specified values after Fundamental Reset. All counter values must be set to the specified values after Fundamental Reset.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**4.2.5.1**](4.2.5.1)[**Detect**](#bookmark83)**Overview**

The purpose of this state is to detect when a far end termination is present.

[**4.2.5.2**](4.2.5.2)[**Polling**](#bookmark84)**Overview**

The Port transmits training Ordered Sets and responds to the received training Ordered Sets. In this state, bit lock and Symbol lock are established and Lane polarity is configured.

The polling state includes[Polling.Compliance](#bookmark85) (see [Section 4.2.6.2.2)](#bookmark86). This state is intended for use with test equipment used to assess if the Transmitter and the interconnect present in the device under test setup is compliant with the

voltage and timing specifications in Table 8-6 ,Table 8-7 , and Table 8-10 .

The [Polling.Compliance](#bookmark87)state also includes a simplified inter-operability testing scheme that is intended to be performed using a wide array of test and measurement equipment (i.e., pattern generator, oscilloscope, BERT, etc.). This portion of the [Polling.Compliance](#bookmark88)state is logically entered by at least one component asserting the Compliance Receive bit (bit 4 in Symbol 5 of TS1) while not asserting the[Loopback](#bookmark89) bit (bit 2 in Symbol 5 of TS1) upon entering [Polling.Active.](#bookmark90) The ability to set the Compliance Receive bit is implementation specific. A provision for changing data rates to that indicated by the highest common transmitted and received Data Rate Identifiers (Symbol 4 of TS1) is also included to make this behavior scalable to various data rates.

**IMPLEMENTATION NOTE**

Use of Polling.Compliance

[Polling.Compliance](#bookmark91)is intended for a compliance test environment and not entered during normal operation and cannot be disabled for any reason.[Polling.Compliance](#bookmark92)is entered based on the physical system environment or configuration register access mechanism as described in[Section 4.2.6.2.1](#bookmark93). Any other mechanism that causes a Transmitter to output the compliance pattern is implementation specific and is beyond the scope of this

specification.



[**4.2.5.3**](4.2.5.3)[**Configuration**](#bookmark94)**Overview**

In [Configuration,](#bookmark95) both the Transmitter and Receiver are sending and receiving data at the negotiated data rate. The

Lanes of a Port configure into a Link through a width and Lane negotiation sequence. Also, Lane-to-Lane de-skew must occur, scrambling can be disabled if permitted, the N\_FTS is set, and the [Disabled](#bookmark96)or [Loopback](#bookmark97)states can be entered.

[**4.2.5.4**](4.2.5.4)[**Recovery**](#bookmark98)**Overview**

In [Recovery,](#bookmark99) both the Transmitter and Receiver are sending and receiving data using the configured Link and Lane

number as well as the previously supported data rate(s).[Recovery](#bookmark100)allows a configured Link to change the data rate of operation if desired, re-establish bit lock, Symbol lock or Block alignment, and Lane-to-Lane de-skew.[Recovery](#bookmark101)is also used to set a new N\_FTS value and enter the Loopback,[Disabled,](#bookmark102)[Hot Reset,](#bookmark103) and [Configuration](#bookmark104)states.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**4.2.5.5**](4.2.5.5)[**L0**](#bookmark105)**Overview**

[L0](#bookmark106)is the normal operational state where data and control packets can be transmitted and received. All power management states are entered from this state.

[**4.2.5.6**](4.2.5.6)[**L0s**](#bookmark107)**Overview**

[L0s](#bookmark108)is intended as a power savings state. When operating with separate reference clocks with independent Spread

Spectrum Clocking (SSC) (see[Section 4.2.7](#bookmark109)), L0s is not supported and must not be advertised in the capability registers. See Section 4.3.7.3for a definition of SSC.

[L0s](#bookmark110)allows a Link to quickly enter and recover from a power conservation state without going through[Recovery.](#bookmark111) The entry to[L0s](#bookmark112)occurs after receiving an [EIOS.](#bookmark1)

The exit from [L0s](#bookmark113)to[L0](#bookmark114) must re-establish bit lock, Symbol lock or Block alignment, and Lane-to-Lane de-skew. A Transmitter and Receiver Lane pair on a Port are not required to both be in [L0s](#bookmark115)simultaneously.

[**4.2.5.7**](4.2.5.7)[**L1**](#bookmark116)**Overview**

[L1](#bookmark117)is intended as a power savings state.

The [L1](#bookmark118)state allows an additional power savings over[L0s](#bookmark119)at the cost of additional resume latency. The entry to[L1](#bookmark120)occurs after being directed by the Data Link Layer and receiving an [EIOS.](#bookmark1)

[**4.2.5.8**](4.2.5.8)[**L2**](#bookmark121)**Overview**

Power can be aggressively conserved in [L2.](#bookmark122) Most of the Transmitter and Receiver may be shut off.62 Main power and clocks are not guaranteed, but Aux63 power is available.

When Beacon support is required by the associated system or form factor specification, an Upstream Port that supports the wakeup capability must be able to send; and a Downstream Port must be able to receive; a wakeup signal referred to as a Beacon.

The entry to[L2](#bookmark123)occurs after being directed by the Data Link Layer and receiving an [EIOS.](#bookmark1)

[**4.2.5.9**](4.2.5.9)[**Disabled**](#bookmark124)**Overview**

The intent of the [Disabled](#bookmark125)state is to allow a configured Link to be disabled as long as directed or until Electrical Idle is exited (i.e., due to a hot removal and insertion) after entering [Disabled.](#bookmark126)

[**4.2.5.10**](4.2.5.10)[**Loopback**](#bookmark127)**Overview**

[Loopback](#bookmark128)is intended for test and fault isolation use. Only the entry and exit behavior is specified, all other details are implementation specific.[Loopback](#bookmark129)can operate on either a per-Lane or configured Link basis.



62. The exception is the Receiver termination, which must remain in a low impedance state.

63. In this context, “Aux” power means a power source which can be used to drive the Beacon circuitry.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

A **Loopback Master** is the component requesting [Loopback.](#bookmark130) A **Loopback Slave** is the component looping back the data.

[Loopback](#bookmark131) uses bit 2 ([Loopback](#bookmark132)) in the Training Control field (see Table 4-6and Table 4-7) which is sent within the TS1 and TS2 Ordered Sets.

The entry mechanism for a [Loopback Master](#bookmark133)is device specific.

The [Loopback Slave](#bookmark134)device enters[Loopback](#bookmark135)whenever two consecutive TS1 Ordered Sets are received with the [Loopback](#bookmark136) bit set.

**IMPLEMENTATION NOTE**

Use of Loopback

Once in the[Loopback](#bookmark138)state, the master can send any pattern of Symbols as long as the encoding rules are

followed. Once in[Loopback](#bookmark139), the concept of data scrambling is no longer relevant; what is sent out is looped back. The mechanism(s) and/or interface(s) utilized by the Data Link Layer to notify the Physical Layer to enter the

[Loopback](#bookmark140)state is component implementation specific and beyond the scope of this specification.



[**4.2.5.11**](4.2.5.11)[**Hot Reset**](#bookmark141)**Overview**

The intent of the Hot Reset state is to allow a configured Link and associated downstream device to be reset using in-band signaling.

**4.2.6 Link Training and Status State Rules**

Various Link status bits are monitored through software with the exception of **LinkUp** which is monitored by the Data Link Layer.[Table 4-20](#bookmark143)describeshow the Link status bits must be handled throughout the LTSSM (for more information, see Section 3.2for [LinkUp;](#bookmark142)Section 7.5.3.8 for Link Speed, Link Width, and Link Training;Section 6.2for Receiver Error; and Section 6.7for In-Band Presence). A Receiver may also optionally report an 8b/10b Error in the Lane Error Status

Registerwhen operating in 8b/10b encoding, when allowed to report the error as a Receiver Error in[Table 4-20 .](#bookmark144)

**IMPLEMENTATION NOTE**

Receiver Errors During Configuration and Recovery States

Allowing Receiver Errors to be set while in[Configuration](#bookmark145)or [Recovery](#bookmark146)is intended to allow implementations to

report Link Errors that occur while processing packets in those states. For example, if the LTSSM transitions from [L0](#bookmark147)to[Recovery](#bookmark148)while a TLP is being received, a Link Error that occurs after the LTSSM transition can be reported.



Table 4-20 Link Status Mapped to the LTSSM

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| LTSSM State | Link Width | Link Speed | LinkUp | Link  Training | Receiver Error | In-Band Presence64 |
| [Detect](#bookmark149) | Undefined | Undefined | 0b | 0b | No action | 0b |



64. In-band refers to the fact that no sideband signals are used to calculate the presence of a powered up device on the other end of a Link.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| LTSSM State | Link Width | Link Speed | LinkUp | Link  Training | Receiver Error | In-Band Presence |
| [Polling](#bookmark150) | Undefined | Set to 2.5 GT/s on entry from Detect.  Link speed may change on entry to  [Polling.Compliance.](#bookmark151) | 0b | 0b | No action | 1b |
| [Configuration](#bookmark152) | Set | No action | 0b/ 1b65 | 1b | Set on 8b/10b Error.  Optional: Set on Link  Error when using 128b/  130b encoding. | 1b |
|  |
| [Recovery](#bookmark153) | No action | Set to new speed when speed changes | 1b | 1b | Optionally set on Link  Error. | 1b |
| [L0](#bookmark154) | No action | No action | 1b | 0b | Set on Link Error. | 1b |
| [L0s](#bookmark155) | No action | No action | 1b | 0b | No action | 1b |
| [L1](#bookmark156) | No action | No action | 1b | 0b | No action | 1b |
| [L2](#bookmark157) | No action | No action | 1b | 0b | No action | 1b |
| [Disabled](#bookmark158) | Undefined | Undefined | 0b | 0b | Optional: Set on 8b/10b Error | 1b |
| [Loopback](#bookmark159) | No action | Link speed may change on entry to [Loopback](#bookmark160)from [Configuration.](#bookmark161) | 0b | 0b | No action | 1b |
| [Hot Reset](#bookmark162) | No action | No action | 0b | 0b | Optional: Set on 8b/10b Error | 1b |


The state machine rules for configuring and operating a PCI Express Link are defined in the following sections.



65. LinkUp will always be 0 if coming into [Configuration](#bookmark163)via[Detect](#bookmark164)→[Polling](#bookmark165)→[Configuration](#bookmark166)and[LinkUp](#bookmark142)will always be 1 if coming into [Configuration](#bookmark167)from any other state.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Initial State





Detect



Disabled




Polling



Hot Reset



Configuration



Loopback

L0



L2



Recovery



L1



L0s

OM13800D

Figure 4-26 Main State Diagram for Link Training and Status State Machine

[**4.2.6.1**](4.2.6.1) **Detect**

The [Detect](#bookmark168)substate machine is shown in [Figure 4-27 .](#bookmark169)

**4.2.6.1.1 Detect.Quiet**

• Transmitter is in an Electrical Idle state.

◦ The DC common mode voltage is not required to be within specification.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• 2.5 GT/s data rate is selected as the frequency of operation. If the frequency of operation was not 2.5 GT/s data rate on entry to this substate, the LTSSM must stay in this substate for at least 1 ms, during which the frequency of operation must be changed to the 2.5 GT/s data rate.

。 Note: This does not affect the advertised data rate in the TS1and TS2 Ordered Sets.

• All Receivers must meet the theZ RX-DCspecification for 2.5 GT/s within 1 ms (seeTable 8-10) of entering this substate. The LTSSM must stay in this substate until theZ RX-DCspecification for 2.5 GT/s is met.

• [LinkUp](#bookmark142)= 0b (status is cleared).

• The Equalization 8.0 GT/s Phase 1 Successful,Equalization 8.0 GT/s Phase 2 Successful,Equalization 8.0 GT/s Phase 3 Successful, and Equalization 8.0 GT/s Complete bits of the Link Status 2 Registerare all set to 0b. The Equalization 16.0 GT/s Phase 1 Successful,Equalization 16.0 GT/s Phase 2 Successful,Equalization 16.0 GT/s

Phase 3 Successfuland Equalization 16.0 GT/s Complete bits of the16.0 GT/s Status Registerare all set to 0b. The Equalization 32.0 GT/s Phase 1 Successful,Equalization 32.0 GT/s Phase 2 Successful,Equalization 32.0 GT/ s Phase 3 Successfuland Equalization 32.0 GT/s Complete bits of the32.0 GT/s Status Registerare all set to 0b.

• The **use\_modified\_TS1\_TS2\_Ordered\_Set** variable is reset to 0b.

• The **directed\_speed\_change** variable is reset to 0b. The **upconfigure\_capable** variable is reset to 0b. The

**idle\_to\_rlock\_transitioned** variable is reset to 00h. The **select\_deemphasis** variable must be set to either 0b or 1b based on platform specific needs for an Upstream Port and identical to the Selectable Preset/De-emphasis field in the Link Control 2 Registerfor a Downstream Port. The **equalization\_done\_8GT\_data\_rate**,

**equalization\_done\_16GT\_data\_rate**, and **equalization\_done\_32GT\_data\_rate** variables are reset to 0b. The [perform\_equalization\_for\_loopback](#bookmark174)variable is set to 0b.

。 Note that since these variables are defined with [PCIe-2.0], earlier devices would not implement

these variables and will always take the path as if the [directed\_speed\_change](#bookmark171)and

[upconfigure\_capable](#bookmark171)variables are constantly reset to 0band the [idle\_to\_rlock\_transitioned](#bookmark172)variable is constantly set to FFh.

• The next state is [Detect.Active](#bookmark175)after a 12 ms timeout or if Electrical Idle is broken on any Lane.

**4.2.6.1.2 Detect.Active**

• The Transmitter performs a Receiver Detection sequence on all un-configured Lanes that can form one or more Links (see Section 8.4.5.7for more information).

• Next state is[Polling](#bookmark177) if a Receiver is detected on all unconfigured Lanes.

• Next state is[Detect.Quiet](#bookmark170) if a Receiver is not detected on any Lane.

• If at least one but not all un-configured Lanes detect a Receiver, then:

1. Wait for 12 ms.

2. The Transmitter performs a Receiver Detection sequence on all un-configured Lanes that can form one or more Links (seeSection 8.4.5.7for more information),

。 The next state is[Polling](#bookmark178) if exactly the same Lanes detect a Receiver as the first Receiver Detection sequence.

▪ Lanes that did not detect a Receiver must:

i. Be associated with a new LTSSM if this optional feature is supported. or

ii. All Lanes that cannot be associated with an optional new LTSSM must transition to Electrical Idle.66



66. The common mode being driven is not required to meet the Absolute Delta Between DC Common Mode During[L0](#bookmark179)and Electrical Idle (V TX-CM-DC-ACTIVE-IDLE-DELTA) specification (seeTable 8-6).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

▪ These Lanes must be re-associated with the LTSSM immediately after the LTSSM in progress transitions back to[Detect.](#bookmark168)

▪ An EIOS does not need to be sent before transitioning to Electrical Idle.

◦ Otherwise, the next state is[Detect.Quiet.](#bookmark170)

Entry

Detect

Exit to Polling

|  |  |  |
| --- | --- | --- |
| Detect.Quiet |  | Detect.Active |
|  |
|  |

OM14313A

Figure 4-27 [Detect](#bookmark168)Substate Machine

[**4.2.6.2**](4.2.6.2) **Polling**

The [Polling](#bookmark180)substate machine is shown in [Figure 4-28 .](#bookmark181)

**4.2.6.2.1 Polling.Active**

• Transmitter sendsTS1 Ordered Setswith Lane and Link numbers set to PAD on all Lanes that detected a Receiver during [Detect.](#bookmark168)

◦ The Data Rate Identifier Symbol of the TS1 Ordered Sets must advertise all data rates that the Port supports, including those that it does not intend to use.

◦ The Transmitter must wait for its TX common mode to settle before exiting from Electrical Idle and transmitting theTS1 Ordered Sets.

▪ The Transmitter must drive patterns in the default voltage level of the Transmit Margin field within 192 ns from entry to this state. This transmit voltage level will remain in effect until

[Polling.Compliance](#bookmark183)or [Recovery.RcvrLock](#bookmark184)is entered.

• Next state is[Polling.Compliance](#bookmark185) if the Enter Compliance bit (bit 4) in the Link Control 2 Register is 1b. If the Enter Compliance bit was set prior to entry to[Polling.Active](#bookmark182), the transition to[Polling.Compliance](#bookmark186) must be immediate without sending anyTS1 Ordered Sets.

• Next state is[Polling.Configuration](#bookmark187)after at least 1024TS1 Ordered Setswere transmitted, and all Lanes that detected a Receiver during [Detect](#bookmark168) receive eight consecutive training sequences (or their complement)

satisfying any of the following conditions:

◦ TS1 with Lane and Link numbers set to PAD and theCompliance Receive bit (bit 4 of Symbol 5) is 0b.

◦ TS1 with Lane and Link numbers set to PAD and theLoopback bit (bit 2 of Symbol 5) is 1b.

◦ TS2 with Lane and Link numbers set to PAD.

• Otherwise, after a 24 ms timeout the next state is:

◦ [Polling.Configuration](#bookmark188) if,

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

i. Any Lane, which detected a Receiver during [Detect,](#bookmark168) received eight consecutive training sequences (or their complement) satisfying any of the following conditions:

1. TS1 with Lane and Link numbers set to PAD and theCompliance Receive bit(bit 4 of Symbol 5) is 0b.

2. TS1 with Lane and Link numbers set to PAD and theLoopback bit(bit 2 of Symbol

5) is 1b.

3. TS2 with Lane and Link numbers set to PAD.

and a minimum of 1024TS1 Ordered Setsare transmitted after receiving one TS1or TS2 Ordered Set67 .

And

ii. At least a predetermined set of Lanes that detected a Receiver during [Detect](#bookmark168) have detected an exit from Electrical Idle at least once since entering [Polling.Active.](#bookmark182)

. Note: This may prevent one or more bad Receivers or Transmitters from holding up a valid Link from being configured, and allow for additional training in

[Polling.Configuration](#bookmark189). The exact set of predetermined Lanes is implementation specific. Note that up to [PCIe-1.1] this predetermined set was equal to the total set of Lanes that detected a Receiver.

. Note: Any Lane that receives eight consecutive TS1or TS2 Ordered Setsshould have detected an exit from Electrical Idle at least once since entering

[Polling.Active.](#bookmark182)

◦ Else [Polling.Compliance](#bookmark190) if either (a) or (b) is true:

a. not all Lanes from the predetermined set of Lanes from (ii) above have detected an exit from Electrical Idle since entering [Polling.Active.](#bookmark182)

b. any Lane that detected a Receiver during [Detect](#bookmark168) received eight consecutive TS1 Ordered Sets(or their complement) with the Lane and Link numbers set to PAD, the Compliance Receive bit (bit 4 of Symbol 5) is 1b, and the Loopback bit (bit 2 of Symbol 5) is 0b.

. Note: If a passive test load is applied on all Lanes then the device will go to [Polling.Compliance.](#bookmark191)

◦ Else [Detect](#bookmark168)if the conditions to transition to[Polling.Configuration](#bookmark192)or [Polling.Compliance](#bookmark193)are not met

**4.2.6.2.2 Polling.Compliance**

• The Transmit Margin field of the Link Control 2 Registeris sampled on entry to this substate and becomes

effective on the transmit package pins within 192 ns of entry to this substate and remain effective through the time the LTSSM is in this substate.

• The data rate and de-emphasis level for transmitting the compliance pattern are determined on the transition from [Polling.Active](#bookmark182)to[Polling.Compliance](#bookmark193) using the following algorithm.

◦ If the Port is capable of transmitting at the 2.5 GT/s data rate only, the data rate for transmitting the compliance pattern is 2.5 GT/s and the de-emphasis level is -3.5 dB.

◦ Else if the Port entered [Polling.Compliance](#bookmark193)due to detecting eight consecutive TS1 Ordered Setsin [Polling.Active](#bookmark182)with the Compliance Receive bit (bit 4 of Symbol 5) asserted and the Loopback bit (bit

2 of Symbol 5) deasserted then the data rate for transmission is that indicated by the highest

common transmitted and received Data Rate Identifiers (Symbol 4 of the TS1 sequence) advertised



67. Earlier versions of this specification required transmission of 1024TS1 Ordered Setsafter receiving one TS1 Ordered Set. This behavior is still permitted but the implementation will be more robust if it follows the behavior of transmitting 1024TS1 Ordered Setsafter receiving one TS1or TS2 Ordered Set.

Page 320

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

on the eight consecutive TS1 Ordered Sets received on any Lane that detected a Receiver during

Detect. The [select\_deemphasis](#bookmark172)variable must be set equal to the Selectable De-emphasis bit (Symbol 4 bit 6) in the eight consecutive TS1 Ordered Setsit received in [Polling.Active](#bookmark93)substate. If the common data rate is 8.0 GT/s or higher, the [select\_preset](#bookmark194)variable on each Lane is set to the Transmitter preset value advertised in the Transmitter Preset bits of the eight consecutive EQ TS1 Ordered Setson the corresponding Lane, provided the value is not a Reserved encoding, and this value must be used by the transmitter (for 8.0 GT/s Data Rate, use of the Receiver preset hint value advertised in those eight consecutive EQ TS1 Ordered Setsis optional). If the common Data Rate is 8.0 GT/s or higher, any

Lanes that did not receive eight consecutive EQ TS1 Ordered Setswith Transmitter preset

information, or that received a value for a Reserved encoding, can use any supported Transmitter preset in an implementation specific manner.

◦ Else if the Enter Compliance bit in the Link Control 2 Register is 1b, the data rate for transmitting the compliance pattern is defined by the Target Link Speed field in theLink Control 2 Register. The

[select\_deemphasis](#bookmark172)variable is Set when the Compliance Preset/De-emphasis field in the Link Control

2 Registerequals 0001b if the data rate will be 5.0 GT/s. If the data rate will be 8.0 GT/s or higher, the **select\_preset** variable on each Lane is set to, and the transmitter must operate with, the preset value provided in the Compliance Preset/De-emphasis Value (bits 15:12) in the Link Control 2 Register

provided the value is not a Reserved encoding.

◦ Else the data rate, preset, and de-emphasis level settings are defined as follows based on the

component’s maximum supported data rate and the number of times[Polling.Compliance](#bookmark151)has been entered with this entry criteria, in the same sequence of setting numbers as described in [Table 4-21 :](#bookmark195)

Table 4-21 Compliance Pattern Settings

|  |  |  |
| --- | --- | --- |
| Setting Nos | Data Rate | Transmitter De-emphasis or preset sequence |
| #1 | 2.5 GT/s | -3.5 dB |
| #2, #3 | 5.0 GT/s | -3.5 dB followed by -6 dB |
| #4 through #14 | 8.0 GT/s | Transmitter Preset Encoding 0000b through 1010b, as defined in Section 4.2.3.2 , in increasing order |
| #15 through #25 | 16.0 GT/s | Transmitter Preset Encoding 0000b through 1010b, as defined in Section 4.2.3.2 , in increasing order |
| #26 through #34 | 16.0 GT/s | Transmitter Preset Encoding 0100b as defined in Section 4.2.3.2 |
| #35 through #45 | 32.0 GT/s | Transmitter Preset Encoding 0000b through 1010b, as defined in Section 4.2.3.2 , in increasing order |
| #46 through #54 | 32.0 GT/s | Transmitter Preset Encoding 0100b as defined in Section 4.2.3.2 |

Subsequent entries to[Polling.Compliance](#bookmark151) repeat the above sequence. For example, the state

sequence which causes a Port to transmit the Compliance pattern at a data rate of 5.0 GT/sand a

de-emphasis level of-6 dB is:[Polling.Active,](#bookmark93)[Polling.Compliance](#bookmark151) (2.5 GT/sand -3.5 dB),[Polling.Active,](#bookmark93) [Polling.Compliance](#bookmark151) (5.0 GT/sand -3.5 dB),[Polling.Active,](#bookmark93)[Polling.Compliance](#bookmark151) (5.0 GT/sand -6 dB).

The sequence must be set to Setting #1 in the [Polling.Configuration](#bookmark196)state if the Port supports 16.0 GT/ s or higher Data Rates, or the Port’s Receivers do not meet theZ RX-DCspecification for 2.5 GT/s when they are operating at 8.0 GT/s or higher data rates (seeTable 8-10). All Ports are permitted to set the sequence to Setting #1 in the [Polling.Configuration](#bookmark197)state.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Compliance Load Board Usage to Generate Compliance Patterns

It is envisioned that the compliance load (base) board may send a 100 MHz signal for about 1 ms on one leg of a differential pair at 350 mV peak-to-peak on any Lane to cycle the device to the desired speed and de-emphasis level. The device under test is required, based on its maximum supported data rate, to cycle through the

following settings in order, for each entry to[Polling.Compliance](#bookmark151)from [Polling.Active,](#bookmark93) starting with the first setting on the first entry to[Polling.Compliance](#bookmark151)after the Fundamental Reset as defined in [Table 4-21 .](#bookmark195)



• If the compliance pattern data rate is not 2.5 GT/sand any TS1 Ordered Setswere transmitted in [Polling.Active](#bookmark93) prior to entering [Polling.Compliance](#bookmark151), the Transmitter sends either one EIOS or two consecutive EIOSs prior to entering Electrical Idle. If the compliance pattern data rate is not 2.5 GT/s and TS1 Ordered Setswere not

transmitted in [Polling.Active](#bookmark93) prior to entering [Polling.Compliance,](#bookmark151) the Transmitter must enter Electrical Idle without transmitting any EIOSs. During the period of Electrical Idle, the data rate is changed to the new speed and stabilized. If the frequency of operation will be 5.0 GT/s, the de-emphasis/preset level must be set to

-3.5 dB if the[select\_deemphasis](#bookmark172)variable is 1b else it must be set to -6 dB. If the frequency of operation will be 8.0 GT/s or higher, the Transmitter preset value must be set to the value in the[select\_preset](#bookmark194)variable. The

period of Electrical Idle is greater than 1 ms but it is not to exceed 2 ms.

• Behavior during [Polling.Compliance](#bookmark151)after the data rate and de-emphasis/preset level are determined must follow the following rules:

。 If the Port entered [Polling.Compliance](#bookmark151)due to detecting eight consecutive TS1 Ordered Setsin

[Polling.Active](#bookmark93)with the Compliance Receive bit (bit 4 of Symbol 5) asserted and the Loopback bit (bit 2 of Symbol 5) deasserted or both the Enter Compliance bit and the Enter Modified Compliance bit in the Link Control 2 Registerare set to 1b then the Transmitter sends out the Modified Compliance

Pattern (see [Section 4.2.9)](#bookmark198) at the above determined data rate with the error status Symbol set to all 0’s on all Lanes that detected a Receiver during [Detect.](#bookmark164)

▪ If the data rate is 2.5 GT/s or 5.0 GT/s, a particular Lane’s Receiver independently signifies a successful lock to the incoming Modified Compliance Pattern by looking for any one

occurrence of the Modified Compliance Pattern and then setting the Pattern Lock bit (bit 8 of the 8 bit error status Symbol) in the same Lane of its own transmitted Modified

Compliance Pattern.

▪ The error status Symbols are not to be used for the lock process since they are undefined at any given moment.

▪ An occurrence is defined above as the following sequence of 8b/10b Symbols; K28.5, D21.5, K28.5,and D10.2 or the complement of each of the individual

Symbols.

▪ The device under test must set the Pattern Lock bit of the Modified Compliance Pattern it transmits at the Transmitter package pin(s) after successfully locking to the incoming Modified Compliance Pattern within 1 ms of receiving the Modified Compliance Pattern at its Receiver package pin(s).

▪ If the data rate is 8.0 GT/s or higher: The Error\_Status field is set to 00h on entry to this

substate. Each Lane sets the Pattern Lock bit independently when it achieves Block

Alignment as described in Section 4.2.2.2.1. After Pattern Lock is achieved, Symbols

received in Data Blocks are compared to the Idle data Symbol (00h) and each mismatched Symbol causes the Receiver Error Count field to be incremented by 1. The Receiver Error Count saturates at 127 (further mismatched Symbols do not change the Receiver Error

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Count). The Pattern Lock and Receiver Error Count information for each Lane is transmitted as part of the[SKP Ordered Sets](#bookmark199)transmitted in that Lane’s Modified Compliance Pattern.

See [Section 4.2.7f](#bookmark200)or more information. The device under test must set the Pattern Lock bit in the [SKP Ordered Set](#bookmark201)it transmits within 4 ms of receiving the Modified Compliance

Pattern at its Receiver package pin(s).

• The scrambling requirements defined in Section 4.2.2.4are applied to the received Modified Compliance

Pattern. For example,the scrambling LFSR seed is set per Lane, an EIEOS initializes the LFSR and[SKP Ordered](#bookmark202) [Sets](#bookmark203)do not advance the LFSR.

**IMPLEMENTATION NOTE**

Handling Bit Slip and Block Alignment

Devices should ensure that their Receivers have stabilized before attempting to obtain Block alignment and

signaling Pattern Lock. For example, if an implementation expects to see bitslips in the initial few bits, it should wait for that time to be over before settling on a Block Alignment. Devices may also want to revalidate their Block alignment prior to setting the Pattern Lock bit.



• If the data rate is 2.5 GT/s or 5.0 GT/s, once a particular Lane indicates it has locked to the incoming Modified Compliance Pattern the Receiver Error Count for that particular Lane is incremented everytime a Receiver error occurs.

。 The error status Symbol uses the lower 7 bits as the Receiver Error Count field and this field will remain stuck at all 1’s if the count reaches 127.

。 The Receiver must not make any assumption about the 10-bit patterns it will receive when in this substate if 8b/10b encoding is used.

• If the Enter Compliance bit in the Link Control 2 Register is 0b, the next state is [Detect](#bookmark164) if directed

• Else if the Enter Compliance bit was set to 1b on entry to[Polling.Compliance,](#bookmark151) next state is[Polling.Active](#bookmark93) if any of the following conditions apply:

。 The Enter Compliance bit in the Link Control 2 Register has changed to 0b

。 The Port is an Upstream Port and an EIOS is received on any Lane. The Enter Compliance bit is reset to 0b when this condition is true.

If the Transmitter was transmitting at a data rate other than 2.5 GT/s, or the Enter Compliance bit in the Link Control 2 Registerwas set to 1b during entry to[Polling.Compliance,](#bookmark151) the Transmitter sends eight consecutive EIOS and enters Electrical Idle prior to transitioning to[Polling.Active](#bookmark93). During the period of Electrical Idle, the data rate is changed to 2.5 GT/s and stabilized and the de-emphasis level is set to -3.5 dB. The period of

Electrical Idle is greater than 1 ms but must not exceed 2 ms.

• Note: Sending multiple EIOS provides enough robustness such that the other Port detects at least one EIOS and exits [Polling.Compliance](#bookmark151)substate when the[configuration](#bookmark204) register mechanism was used for entry.

• Else if the Port entered [Polling.Compliance](#bookmark151)due to theEnter Compliance bit of the Link Control 2 Register being set to 1band the Enter Modified Compliance bit of the Link Control 2 Register being set to 0b:

a. Transmitter sends out the compliance pattern on all Lanes that detected a Receiver during [Detect](#bookmark164)at the data rate and de-emphasis/preset level determined above.

b. Next state is[Polling.Active](#bookmark93) if any of the following two conditions are true:

1. The Enter Compliance bit in the Link Control 2 Register has changed to 0b (from 1b) since entering [Polling.Compliance.](#bookmark151)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

2. The Port is an Upstream Port, the Enter Compliance bit in the Link Control 2 Registeris set to 1band an EIOS has been detected on any Lane. The Enter Compliance bit is reset to 0b when this condition is true.

The Transmitter sends eight consecutive EIOSs and enters Electrical Idle prior to transitioning to

[Polling.Active](#bookmark182). During the period of Electrical Idle, the data rate is changed to 2.5 GT/s and stabilized. The period of Electrical Idle is greater than 1 ms but must not exceed 2 ms.

Note: Sending multiple EIOSs provides enough robustness such that the other Port detects at least one EIOS and exits [Polling.](#bookmark180)

• Else:

a. Transmitter sends out the following patterns on Lanes that detected a Receiver during [Detect](#bookmark168)at the data rate and de-emphasis/preset level determined above:

▪ For Settings #1 to #25, and #35 to #45: Compliance pattern on all Lanes.

▪ For Setting #26, #46: Jitter Measurement Pattern on all Lanes.

▪ For Setting #27, #47: Jitter Measurement Pattern on Lanes 0/8/16/24 and Compliance pattern on all other Lanes.

▪ For Setting #28, #48: Jitter Measurement Pattern on Lanes 1/9/17/25 and Compliance pattern on all other Lanes.

▪ For Setting #29, #49: Jitter Measurement Pattern on Lanes 2/10/18/26 and Compliance pattern on all other Lanes.

▪ For Setting #30, #50: Jitter Measurement Pattern on Lanes 3/11/19/27 and Compliance patter on all other Lanes.

▪ For Setting #31, #51: Jitter Measurement Pattern on Lanes 4/12/20/28 and Compliance pattern on all other Lanes.

▪ For Setting #32, #52: Jitter Measurement Pattern on Lanes 5/13/21/29 and Compliance pattern on all other Lanes.

▪ For Setting #33, #53: Jitter Measurement Pattern on Lanes 6/14/22/30 and Compliance pattern on all other Lanes.

▪ For Setting #34, #54: Jitter Measurement Pattern on Lanes 7/15/23/31 and Compliance pattern on all other Lanes.

b. Next state is[Polling.Active](#bookmark182) if an exit of Electrical Idle is detected at the Receiver of any Lane that

detected a Receiver during Detect. If the Transmitter is transmitting at a data rate other than 2.5 GT/s, the Transmitter sends eight consecutive EIOSs and enters Electrical Idle prior to transitioning to

[Polling.Active](#bookmark182). During the period of Electrical Idle, the data rate is changed to 2.5 GT/s and stabilized. The period of Electrical Idle is greater than 1 ms but must not exceed 2 ms.

**4.2.6.2.3 Polling.Configuration**

• Receiver must invert polarity if necessary (see[Section 4.2.4.5)](#bookmark44).

• The Transmit Margin field of the Link Control 2 Register must be reset to 000b on entry to this substate.

• The Transmitter’s [Polling.Compliance](#bookmark193)sequence setting is updated, if required, as described in [Section 4.2.6.2.2](#bookmark193)

.

• Transmitter sendsTS2 Ordered Setswith Link and Lane numbers set to PAD on all Lanes that detected a Receiver during [Detect.](#bookmark168)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

◦ The Data Rate Identifier Symbol of the TS2 Ordered Sets must advertise all data rates that the Port supports, including those that it does not intend to use.

• The next state is [Configuration](#bookmark205)after eight consecutive TS2 Ordered Sets, with Link and Lane numbers set to PAD, are received on any Lanes that detected a Receiver during [Detect,](#bookmark168) and 16TS2 Ordered Setsare

transmitted after receiving one TS2 Ordered Set.

• Otherwise, next state is [Detect](#bookmark168)after a 48 ms timeout.

**4.2.6.2.4 Polling.Speed**

This state is unreachable given that the Link comes up to[L0](#bookmark206)in 2.5 GT/s data rate only and changes speed by entering [Recovery.](#bookmark207)

**IMPLEMENTATION NOTE**

Support for Higher Data Rates than 2.5 GT/s

A Link will initially train to the[L0](#bookmark208)state at the 2.5 GT/s data rate even if both sides are capable of operating at a

data rate greater than 2.5 GT/s. Supported higher data rates are advertised in the TS Ordered Sets. The other

side’s speed capability is registered during the [Configuration.Complete](#bookmark209)substate. Based on the highest supported common data rate, either side can initiate a change in speed from the [L0](#bookmark210)state by transitioning to[Recovery.](#bookmark211)



Polling Entry

|  |  |  |
| --- | --- | --- |
| Polling.Active |  | Polling.Compliance |
|  |
|  |

Polling.Configuration



Exit to Detect



Exit to

Configuration

OM13801B

Figure 4-28 [Polling](#bookmark178)Substate Machine

[**4.2.6.3**](4.2.6.3) **Configuration**

The [Configuration](#bookmark205)substate machine is shown in [Figure 4-29 .](#bookmark213)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**4.2.6.3.1 Configuration.Linkwidth.Start**

**4.2.6.3.1.1 Downstream Lanes**

• Next state is Disabled if directed.

◦ Note: “if directed” applies to a Downstream Port that is instructed by a higher Layer to assert the Disable Link bit (TS1and TS2) on all Lanes that detected a Receiver during [Detect.](#bookmark168)

• Next state is [Loopback](#bookmark215)if directed by an implementation specific method and the Transmitter is capable of being a [Loopback Master.](#bookmark65)

◦ Note: “if directed” applies to a Port that is instructed by a higher Layer to assert the Loopback bit (TS1and TS2) on all Lanes that detected a Receiver during [Detect.](#bookmark168)

• In the optional case where a crosslink is supported, the next state is Disabled after all Lanes that are

transmittingTS1 Ordered Sets receive two consecutive TS1 Ordered Setswith the Disable Link bitasserted.

• Next state is[Loopback](#bookmark216) if one of the following conditions is satisfied:

◦ All Lanes that are transmittingTS1 Ordered Sets, that are also receiving TS1 Ordered Sets, receive the Loopback bitasserted in two consecutive TS1 Ordered Sets.

◦ Any Lane that is transmittingTS1 Ordered Sets receives two consecutive TS1 Ordered Setswith the Loopback bitasserted and with the Enhanced Link Behavior Control bits set to 01b.

◦ Note that the device receiving the Ordered Set with the Loopback bitset becomes the [Loopback](#bookmark65) [Slave.](#bookmark65)

• The Transmitter sendsTS1 Ordered Setswith selected Link numbers and sets Lane numbers to PAD on all the active Downstream Lanes if[LinkUp](#bookmark142)is 0b or if the LTSSM is not initiating upconfiguration of the Link width. In addition, if[upconfigure\_capable](#bookmark171)is set to 1b, and the LTSSM is not initiating upconfiguration of the Link width, the LTSSMsends TS1 Ordered Setswith the selected Link number and sets the Lane number to PAD on each inactive Lane after it detected an exit from Electrical Idle since entering [Recovery](#bookmark217)and has subsequently

received two consecutive TS1 Ordered Setswith the Link and Lane numbers each set to PAD while in this substate.

◦ On transition to this substate from [Polling](#bookmark178), any Lane that detected a Receiver during [Detect](#bookmark168)is considered an active Lane.

◦ On transition to this substate from Recovery, any Lane that is part of the configured Link the previous time through[Configuration.Complete](#bookmark218)is considered an active Lane.

◦ The Data Rate Identifier Symbol of the TS1 Ordered Sets must advertise all data rates that the Port supports, including those that it does not intend to use.

• If[LinkUp](#bookmark142)is 1band the LTSSM is initiating upconfiguration of the Link width, initially it transmits TS1 Ordered Setswith both the Link and Lane numbers set to PAD on the current set of active Lanes; the inactive Lanes it intends to activate; and those Lanes where it detected an exit from Electrical Idle since entering [Recovery](#bookmark219)and has received two consecutive TS1 Ordered Setswith the Link and Lane numbers each set to PAD. The LTSSM transmits TS1 Ordered Setswith the selected Link number and the Lane number set to PAD when each of the Lanes transmittingTS1 Ordered Sets receives two consecutive TS1 Ordered Setswith the Link and Lane

numbers each set to PAD or 1 ms has expired since entering this substate.

◦ After activating any inactive Lane, the Transmitter must wait for its TX common mode to settle before exiting from Electrical Idle and transmitting theTS1 Ordered Sets.

◦ Link numbers are only permitted to be different for groups of Lanes capable of being a unique Link.

◦ Note: An example of Link number assignments is a set of eight Downstream Lanes capable of negotiating to become one x8 Port when connected to one component or two x4 Ports when

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

connected to two different components. The Downstream Lanes send out TS1 Ordered Setswith the Link number set to N on four Lanes and Link number set to N+1 on the other four Lanes. The Lane

numbers are all set to PAD.

• If any Lanes first received at least one or moreTS1 Ordered Setswith a Link and Lane number set to PAD, the next state is[Configuration.Linkwidth.Accept](#bookmark220)immediately after any of those same Downstream Lanes receive two consecutive TS1 Ordered Setswith a non-PAD Link number that matches any of the transmitted Link

numbers, and with a Lane number set to PAD.

◦ If the crosslink [configuration](#bookmark204)is not supported, the condition of first receiving a Link and Lane number set to PAD is always true.

• Else: Optionally, if[LinkUp](#bookmark142)is 0band if crosslinks are supported, then all Downstream Lanes that detected a

Receiver during [Detect](#bookmark164)must first transmit 16 to 32TS1 Ordered Setswith a non-PAD Link number and PAD

Lane number and after this occurs if any Downstream Lanes receive two consecutive TS1 Ordered Setswith a Link number different than PAD and a Lane Number set to PAD, the Downstream Lanes are now designated as Upstream Lanes and a new random crosslink timeout is chosen (see T crosslinkin Table 8-7). The next state is [Configuration.Linkwidth.Start](#bookmark28)as Upstream Lanes.

◦ Note: This supports the optional crosslink where both sides may try to act as a Downstream Port. This is resolved by making both Ports become Upstream and assigning a random timeout until one side of the Link becomes a Downstream Port and the other side remains an Upstream Port. This

timeout must be random even when hooking up two of the same devices so as to eventually break any possible deadlock.

◦ If crosslinks are supported, receiving a sequence ofTS1 Ordered Setswith a Link number of PAD

followed by a Link number of non-PAD that matches the transmitted Link number is only valid when not interrupted by the reception of a TS2 Ordered Set.

**IMPLEMENTATION NOTE**

Crosslink Initialization

In the case where the Downstream Lanes are connected to both Downstream Lanes (crosslink) and Upstream Lanes, the Port with the Downstream Lanes may continue with a single LTSSM as described in this section or optionally, split into multiple LTSSMs.



• The next state is [Detect](#bookmark164)after a 24 ms timeout.

**4.2.6.3.1.2 Upstream Lanes**

• In the optional case where crosslinks are supported the next state is Disabled if directed.

◦ Note: “if directed” only applies to an optional crosslink Port that is instructed by a higher Layer to assert the Disable Link bit (TS1and TS2) on all Lanes that detected a Receiver during [Detect.](#bookmark164)

• Next state is[Loopback](#bookmark221)if directed to this state by an implementation specific method.

◦ Note: “if directed” applies to a Port that is instructed by a higher Layer to assert the Loopback bit (TS1and TS2) on all Lanes that detected a Receiver during [Detect.](#bookmark164)

• Next state is Disabled after any Lanes that are transmittingTS1 Ordered Sets receive two consecutive TS1 Ordered Setswith the Disable Link bitasserted.

◦ In the optional case where a crosslink is supported, the next state is Disabled only after all Lanes that are transmittingTS1 Ordered Sets, that are also receiving TS1 Ordered Sets, receive the Disable Link bitasserted in two consecutive TS1 Ordered Sets.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• Next state is Loopback if one of the following conditions is satisfied:

。 All Lanes that are transmitting TS1 Ordered Sets, that are also receiving TS1 Ordered Sets, receive the Loopbackbit asserted in two consecutive TS1 Ordered Sets.

。 Any Lane that is transmitting TS1 Ordered Sets receives two consecutive TS1 Ordered Sets with the Loopbackbit asserted and with the Enhanced Link Behavior Control bits set to 01b.

。 Note: The device receiving the Ordered Set with the Loopback bitset becomes the [Loopback Slave.](#bookmark134)

• The Transmitter sends out TS1 Ordered Setswith Link numbers and Lane numbers set to PAD on all the active Upstream Lanes; the inactive Lanes it is initiating to upconfigure the Link width; and if[upconfigure\_capable](#bookmark171)is set to 1b, on each of the inactive Lanes where it detected an exit from Electrical Idle since entering [Recovery](#bookmark222) and has subsequently received two consecutive TS1 Ordered Setswith Link and Lane numbers, each set to

PAD, in this substate.

。 On transition to this substate from [Polling](#bookmark165), any Lane that detected a Receiver during [Detect](#bookmark164)is considered an active Lane.

。 On transition to this substate from Recovery, any Lane that is part of the configured Link the previous time through[Configuration.Complete](#bookmark223)is considered an active Lane.

。 On transition to this substate from Recovery, if the transition is not caused by LTSSM timeout, the

Transmitter must set theAutonomous Changebit (Symbol 4 bit 6) to 1b in the TS1 Ordered Setsthat it sends while in the [Configuration](#bookmark204)state if the Transmitter intends to change the Link width for

autonomous reasons.

。 The Data Rate Identifier Symbol of the TS1 Ordered Sets must advertise all data rates that the Port supports, including those that it does not intend to use.

• If any Lane receives two consecutive TS1 Ordered Setswith Link numbers that are different than PAD and Lane number set to PAD, a single Link number is selected and Lane number set to PAD are transmitted on all Lanes that both detected a Receiver and also received two consecutive TS1 Ordered Setswith Link numbers that are different than PAD and Lane number set to PAD. Any left over Lanes that detected a Receiver during [Detect](#bookmark164)

must transmit TS1 Ordered Setswith the Link and Lane number set to PAD. The next state is

[Configuration.Linkwidth.Accept:](#bookmark224)

。 If the LTSSM is initiating upconfiguration of the Link width, it waits until it receives two consecutive TS1 Ordered Setswith a non-PAD Link Number and a PAD Lane number on all the inactive Lanes it wants to activate, or, 1 ms after entry to this substate, it receives two consecutive TS1 Ordered Sets on any Lane with a non-PAD Link number and PAD Lane number, whichever occurs earlier, before transmittingTS1 Ordered Setswith selected Link number and Lane number set to PAD.

。 It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes; delay the evaluation listed above by an additional two, or more,TS1 Ordered Setswhen using 8b/10b encoding, or by an additional 34, or more,TS1 Ordered Setswhen using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.

▪ After activating any inactive Lane, the Transmitter must wait for its TX common mode to settle before exiting Electrical Idle and transmitting theTS1 Ordered Sets.

• Optionally, if[LinkUp](#bookmark142)is 0band if crosslinks are supported, then all Upstream Lanes that detected a Receiver during [Detect](#bookmark164)must first transmit 16-32TS1 Ordered Setswith a PAD Link number and PAD Lane number and after this occurs and if any Upstream Lanes first receive two consecutive TS1 Ordered Setswith Link and Lane numbers set to PAD, then:

。 The Transmitter continues to send out TS1 Ordered Setswith Link numbers and Lane numbers set to PAD.

。 If any Lanes receive two consecutive TS1 Ordered Setswith Link numbers that are different than PAD and Lane number set to PAD, a single Link number is selected and Lane number set to PAD are

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

transmitted on all Lanes that both detected a Receiver and also received two consecutive TS1

Ordered Setswith Link numbers that are different than PAD and Lane number set to PAD. Any left

over Lanes that detected a Receiver during [Detect](#bookmark168) must transmit TS1 Ordered Setswith the Link and Lane number set to PAD. The next state is Configuration.Linkwidth.Accept.

. It is recommended that any possible multi-Lane Link that received an error in a TS1

Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes; delay the evaluation listed above by an additional two, or more,TS1 Ordered Setswhen using 8b/10b encoding, or by an additional 34, or more,TS1 Ordered Setswhen using 128b/130b

encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.

◦ Otherwise, after a T crosslinktimeout, 16 to 32TS2 Ordered Setswith PAD Link numbers and PAD Lane numbers are sent. The Upstream Lanes become Downstream Lanes and the next state is

[Configuration.Linkwidth.Start](#bookmark214)as Downstream Lanes.

. Note: This optional behavior is required for crosslink behavior where two Ports may start off with Upstream Ports, and one will eventually take the lead as a Downstream Port.

• The next state is [Detect](#bookmark168)after a 24 ms timeout.

**4.2.6.3.2 Configuration.Linkwidth.Accept**

**4.2.6.3.2.1 Downstream Lanes**

• If a configured Link can be formed with at least one group of Lanes that received two consecutive TS1 Ordered Setswith the same received Link number (non-PAD and matching one that was transmitted by the

Downstream Lanes),TS1 Ordered Setsare transmitted with the same Link number and unique non-PAD Lane numbers are assigned to all these same Lanes. The next state is Configuration.Lanenum.Wait.

◦ The assigned non-PAD Lane numbers must range from 0 to n-1, be assigned sequentially to the same grouping of Lanes that are receiving the same Link number, and Downstream Lanes which are not

receiving TS1 Ordered Sets must not disrupt the initial sequential numbering of the widest possible Link. Any left over Lanes must transmit TS1 Ordered Setswith the Link and Lane number set to PAD.

◦ It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes delay the evaluation listed above by an additional two, or more,TS1 Ordered Setswhen using 8b/10b encoding, or by an additional 34, or more,TS1 Ordered Setswhen using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.

◦ The [use\_modified\_TS1\_TS2\_Ordered\_Set](#bookmark171)variable must be set to 1b if all of the following conditions are true:

. [LinkUp](#bookmark142)= 0b

. The component had transmitted Modified TS1/TS2 Ordered Sets supportedvalue (11b) in the Enhanced Link Behavior Controlfield in Symbol 5 ofTS1and TS2 Ordered Setsin

[Polling](#bookmark45)and [Configuration](#bookmark212)states since entering the [Polling](#bookmark45)State

. The received eight consecutive TS2 Ordered Setson all Lanes of the currently configured Link that caused the transition from [Polling.Configuration](#bookmark192)to[Configuration](#bookmark212)state had the Modified TS1/TS2 Ordered Sets supportedvalue (11b) in the Enhanced Link Behavior

Controlfield in Symbol 5 and 32.0 GT/s data rate is supported bit is set to 1b in the receieved eight consecutive TS2 Ordered Sets

• The next state is [Detect](#bookmark168)after a 2 ms timeout or if no Link can be configured or if all Lanes receive two consecutive TS1 Ordered Setswith Link and Lane numbers set to PAD.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**4.2.6.3.2.2 Upstream Lanes**

• If a configured Link can be formed using Lanes that transmitted a non-PAD Link number which are receiving two consecutive TS1 Ordered Setswith the same non-PAD Link number and any non-PAD Lane number,TS1 Ordered Setsare transmitted with the same non-PAD Link number and Lane numbers that, if possible, match the received Lane numbers or are different, if necessary, (i.e., Lane reversed). The next state is

Configuration.Lanenum.Wait.

。 The newly assigned Lane numbers must range from 0 to m-1, be assigned sequentially only to some continuous grouping of Lanes that are receiving non-PAD Lane numbers (i.e., Lanes which are not

receiving any TS1 Ordered Setsalways disrupt a continuous grouping and must not be included in this grouping), must include either Lane 0 or Lane n-1 (largest received Lane number), and m-1 must be equal to or smaller than the largest received Lane number (n-1). Remaining Lanes must transmit TS1 Ordered Setswith Link and Lane numbers set to PAD.

。 It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes delay the evaluation listed above by an additional two, or more,TS1 Ordered Setswhen using 8b/10b encoding, or by an additional 34, or more,TS1 Ordered Setswhen using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.

。 The [use\_modified\_TS1\_TS2\_Ordered\_Set](#bookmark171)variable must be set to 1b if all of the following conditions are true:

▪ [LinkUp](#bookmark142)= 0b

▪ The component has transmitted Modified TS1/TS2 Ordered Sets supportedvalue (11b) in the Enhanced Link Behavior Controlfield in Symbol 5 of all TS1and TS2 Ordered Setsin [Polling](#bookmark165)and [Configuration](#bookmark204)states since entering the [Polling](#bookmark165)State

▪ The received eight consecutive TS2 Ordered Setson all Lanes of the currently configured Link that caused the transition from [Polling.Configuration](#bookmark197)to[Configuration](#bookmark204)state had the Modified TS1/TS2 Ordered Sets supportedvalue (11b) in the Enhanced Link Behavior

Controlfield in Symbol 5 and 32.0 GT/s data rate is supported bit is set to 1b in the receieved eight consecutive TS2 Ordered Sets

• The next state is [Detect](#bookmark164)after a 2 ms timeout or if no Link can be configured or if all Lanes receive two consecutive TS1 Ordered Setswith Link and Lane numbers set to PAD.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0



**IMPLEMENTATION NOTE**

Example Cases

Notable examples related to the [configuration](#bookmark204)of Downstream Lanes:

1. A x8 Downstream Port, which can be divided into two x4 Links, sends two different Link numbers on to two x4 Upstream Ports. The Upstream Ports respond simultaneously by picking the two Link numbers. The Downstream Port will have to choose one of these sets of Link numbers to configure as a Link, and

leave the other for a secondary LTSSM to configure (which will ultimately happen in [Configuration.Complete)](#bookmark225).

2. A x16 Downstream Port, which can be divided into two x8 Links,is hooked up to a x12 Upstream Port

that can be configured as a x12 Link or a x8 and a x4 Link. During [Configuration.Linkwidth.Start](#bookmark28)the

Upstream Port returned the same Link number on all 12 Lanes. The Downstream Port would then return the same received Link number and assign Lane numbers on the eight Lanes that can form a x8 Link

with the remaining four Lanes transmitting a Lane number and a Link number set to PAD.

3. A x8 Downstream Port where only seven Lanes are receiving TS1 Ordered Setswith the same received Link number (non-PAD and matching one that was transmitted by the Downstream Lanes) and an

eighth Lane, which is in the middle or adjacent to those same Lanes, is not receiving a TS1 Ordered Set. In this case, the eighth Lane is treated the same as the other seven Lanes and Lane numbering for a x8 Lane should occur as described above.

Notable examples related to the [configuration](#bookmark204)of Upstream Lanes:

1. A x8 Upstream Port is presented with Lane numbers that are backward from the preferred numbering. If the optional behavior of Lane reversal is supported by the Upstream Port, the Upstream Port transmits the same Lane numbers back to the Downstream Port. Otherwise the opposite Lane numbers are

transmitted back to the Downstream Port, and it will be up to the Downstream Port to optionally fix the Lane ordering or exit [Configuration.](#bookmark204)

Optional Lane reversal behavior is required to configure a Link where the Lane numbers are reversed and the Downstream Port does not support Lane reversal. Specifically, the Upstream Port Lane reversal will accommodate the scenario where the default Upstream sequential Lane numbering (0 to n-1) is

receiving a reversed Downstream sequential Lane number (n-1 to 0).

2. A x8 Upstream Port is not receiving TS1 Ordered Setson the Upstream Port Lane 0:

a. a. In the case where the Upstream Port can only support a x8 or x1 Link and the Upstream Port can support Lane reversal. The Upstream Port will assign a Lane 0 to only the received Lane 7 (received Lane number n-1) and the remaining seven Lanes must transmit TS1 Ordered Sets with Link and Lane numbers set to PAD.

b. b. In the case where the Upstream Port can only support a x8 or x1 Link and the Upstream Port cannot support Lane reversal. No Link can be formed and the Upstream Port will eventually timeout after 2 ms and exit to[Detect.](#bookmark164)

3. An optional x8 Upstream crosslink Port, which can be divided into two x4 Links, is attached to two x4

Downstream Ports that present the same Link number, and each x4 Downstream Port presents Lane

numbers simultaneously that were each numbered 0 to 3. The Upstream Port will have to choose one of these sets of Lane numbers to configure as a Link, and leave the other for a second pass through

[Configuration.](#bookmark204)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**4.2.6.3.3 Configuration.Lanenum.Accept**

In this sub-state, if[use\_modified\_TS1\_TS2\_Ordered\_Set](#bookmark171)variable is set to 1b:

• Transmitter must send modified TS1 Ordered setsinstead ofTS1 Ordered Sets

• Receiver must check for receipt of modified TS1 Ordered Setsinstead ofTS1 Ordered Sets [Note: See Section

4.2.4.1 for the definition of identical consecutive modified TS1 Ordered Sets.]

**4.2.6.3.3.1 Downstream Lanes**

• If two consecutive TS1 Ordered Setsare received with non-PAD Link and non-PAD Lane numbers that match all the non-PAD Link and non-PAD Lane numbers (or reversed Lane numbers if Lane reversal is optionally

supported) that are being transmitted in Downstream Lane TS1 Ordered Sets, the next state is

[Configuration.Complete](#bookmark227). Note that Retimers are permitted to delay the transition to[Configuration.Complete,](#bookmark228) as described in Section 4.3.8 .

。 The Link Bandwidth Management Statusand Link Autonomous Bandwidth Statusbits of the Link Status Register must be updated as follows on a Link bandwidth change if the current transition to [Configuration](#bookmark212)state was from the [Recovery](#bookmark229)state:

a. If the bandwidth change was initiated by the Downstream Port due to reliability issues, the Link Bandwidth Management Status bit is Set.

b. Else if the bandwidth change was not initiated by the Downstream Port and the

Autonomous Change bit (Symbol 4 bit 6) in two consecutive receivedTS1 Ordered Setsis 0b, the Link Bandwidth Management Status bit is Set.

c. Else the Link Autonomous Bandwidth Status bit is Set.

。 The condition of Reversed Lane numbers is defined strictly as the Downstream Lane 0 receiving a TS1 Ordered Set with a Lane number equal to n-1 and the Downstream Lane n-1 receiving a TS1 Ordered Set with a Lane number equal to 0.

。 It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes delay the evaluation listed above by an additional two, or more,TS1 Ordered Setswhen using 8b/10b encoding, or by an additional 34, or more,TS1 Ordered Setswhen using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.

• If a configured Link can be formed with any subset of the Lanes that receive two consecutive TS1 Ordered Sets with the same transmitted non-PAD Link numbers and any non-PAD Lane numbers,TS1 Ordered Setsare

transmitted with the same non-PAD Link numbers and new Lane numbers assigned and the next state is Configuration.Lanenum.Wait.

。 The newly assigned transmitted Lane numbers must range from 0 to m-1, be assigned sequentially only to some continuous grouping of the Lanes that are receiving non-PAD Lane numbers (i.e., Lanes which are not receiving any TS1 Ordered Setsalways disrupt a continuous grouping and must not be included in this grouping), must include either Lane 0 or Lane n-1 (largest received Lane number),

and m-1 must be equal to or smaller than the largest received Lane number (n-1). Any left over Lanes must transmit TS1 Ordered Setswith the Link and Lane number set to PAD.

。 It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes delay the evaluation listed above by an additional two, or more,TS1 Ordered Setswhen using 8b/10b encoding, or by an additional 34, or more,TS1 Ordered Setswhen using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• The next state is [Detect](#bookmark168)if no Link can be configured or if all Lanes receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD.

**4.2.6.3.3.2 Upstream Lanes**

• If two consecutive TS2 Ordered Setsare received with non-PAD Link and non-PAD Lane numbers that match all non-PAD Link and non-PAD Lane numbers that are being transmitted in Upstream Lane TS1 Ordered Sets, the next state is[Configuration.Complete](#bookmark230). Note that Retimers are permitted to delay the transition to

[Configuration.Complete,](#bookmark231) as described in Section 4.3.8 .

• If a configured Link can be formed with any subset of the Lanes that receive two consecutive TS1 Ordered Sets with the same transmitted non-PAD Link numbers and any non-PAD Lane numbers,TS1 Ordered Setsare

transmitted with the same non-PAD Link numbers and new Lane numbers assigned and the next state is Configuration.Lanenum.Wait.

。 The newly assigned transmitted Lane numbers must range from 0 to m-1, be assigned sequentially only to some continuous grouping of Lanes that are receiving non-PAD Lane numbers (i.e., Lanes

which are not receiving any TS1 Ordered Setsalways disrupt a continuous grouping and must not be included in this grouping), must include either Lane 0 or Lane n-1 (largest received Lane number),

and m-1 must be equal to or smaller than the largest received Lane number (n-1). Any left over Lanes must transmit TS1 Ordered Setswith the Link and Lane number set to PAD.

。 It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes delay the evaluation listed above by an additional two, or more,TS1 Ordered Setswhen using 8b/10b encoding, or by an additional 34, or more,TS1 Ordered Setswhen using 128b/130b encoding, but must not exceed 1 ms, so as not to pre-maturely configure a smaller Link than possible.

• The next state is [Detect](#bookmark168)if no Link can be configured or if all Lanes receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD.

**4.2.6.3.4 Configuration.Lanenum.Wait**

In this sub-state, if[use\_modified\_TS1\_TS2\_Ordered\_Set](#bookmark171)variable is set to 1b:

• Transmitter must sendmodified TS1 Ordered Setsinstead ofTS1 Ordered Sets

• Receiver must check for receipt ofmodified TS1 Ordered Setsinstead ofTS1 Ordered Setsthough it may

receive TS1 Ordered Sets initially while the Link partner is transitioning to this sub-state [Note: These must be

identical consecutive modified TS1 Ordered Setswith valid parity in the last Symbol]

**4.2.6.3.4.1 Downstream Lanes**

• The next state is[Configuration.Lanenum.Accept](#bookmark226)if any of the Lanes that detected a Receiver during [Detect](#bookmark168) receive two consecutive TS1 Ordered Setswhich have a Lane number different from when the Lane first

entered [Configuration.Lanenum.Wait,](#bookmark232) and not all the Lanes’ Link numbers are set to PAD or two consecutive TS1 Ordered Setshave been received on all Lanes, with Link and Lane numbers that match what is being

transmitted on all Lanes.

The Upstream Lanes are permitted delay up to 1 ms before transitioning to Configuration.Lanenum.Accept.

The reason for delaying up to 1 ms before transitioning is to prevent received errors or skew between Lanes affecting the final configured Link width.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

The condition of requiring reception of any Lane number different from when the Lane(s) first entered

[Configuration.Lanenum.Wait](#bookmark232)is necessary in order to allow the two Ports to settle on an agreed upon Link

width. The exact meaning of the statement “any of the Lanes receive two consecutive TS1 Ordered Sets, which have a Lane number different from when the Lane first entered [Configuration.Lanenum.Wait](#bookmark232)” requires that a Lane number must have changed from when the Lanes most recently entered [Configuration.Lanenum.Wait](#bookmark232) before a transition to[Configuration.Lanenum.Accept](#bookmark226)can occur.

• The next state is [Detect](#bookmark168)after a 2 ms timeout or if all Lanes receive two consecutive TS1 Ordered Setswith Link and Lane numbers set to PAD.

**4.2.6.3.4.2 Upstream Lanes**

• The next state is Configuration.Lanenum.Accept

A. If any of the Lanes receive two consecutive TS1 Ordered Setsthat have a Lane number different from when the Lane first entered [Configuration.Lanenum.Wait,](#bookmark232) and not all the Lanes’ Link numbers are set to PAD

or

B. If any Lane receives two consecutive TS2 Ordered Sets

• The next state is [Detect](#bookmark168)after a 2 ms timeout or if all Lanes receive two consecutive TS1 Ordered Setswith Link and Lane numbers set to PAD.

**4.2.6.3.5 Configuration.Complete**

A device is allowed to change the supported data rates and upconfigure capability that it advertises when it enters this substate, but it must not change those values while in this substate.

In this sub-state, if[use\_modified\_TS1\_TS2\_Ordered\_Set](#bookmark171)variable is set to 1b:

• Transmitter must send modified TS2 Ordered setsinstead ofTS2 Ordered Sets

• Receiver must check for receipt of modified TS2 Ordered Sets, instead ofTS2 Ordered Sets [Note: See Section

4.2.4.1 for the definition of identical consecutive modified TS1 Ordered Sets.]

**4.2.6.3.5.1 Downstream Lanes**

• TS2 Ordered Setsare transmitted using Link and Lane numbers that match the received TS1 Ordered Set Link and Lane numbers.

。 The Upconfigure Capability bit of theTS2 Ordered Setsis permitted to be set to 1b to indicate that the Port is capable of supporting a x1 Link on the currently assigned Lane 0 and up-configuring the Link while [LinkUp](#bookmark142)= 1b. Advertising this capability is optional.

• N\_FTS must be noted for use in [L0s](#bookmark234)when leaving this state.

• When using 8b/10b encoding, Lane-to-Lane de-skew must be completed when leaving this state.

• Scrambling is disabled if all configured Lanes have the Disable Scrambling bit asserted in two consecutively receivedTS2 Ordered Sets.

。 The Port that is sending the Disable Scrambling bit on all of the configured Lanes must also disable scrambling. Scrambling can only be disabled when using 8b/10b encoding.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• The next state is[Configuration.Idle](#bookmark235)immediately after all Lanes that are transmittingTS2 Ordered Sets receive eight consecutive TS2 Ordered Setswith matching Lane and Link numbers (non-PAD) and identical data rate identifiers (including identicalLink Upconfigure Capability (Symbol 4 bit 6)), and 16TS2 Ordered Setsare sent after receiving one TS2 Ordered Set. Implementations with the Retimer Presence Detect Supported bit of the Link Capabilities 2 Registerset to 1b must also receive the eight consecutive TS2 Ordered Setswith identical Retimer Present (Symbol 5 bit 4) when the data rate is 2.5 GT/s. Implementations with Two Retimers Presence Detect Supported bit of the Link Capabilities 2 Registerset to 1b must also receive the eight consecutive TS2 Ordered Setswith identical Retimer Present (Symbol 5 bits 5:4) when the data rate is 2.5 GT/s.

。 If the data rate of operation is 2.5 GT/s:

▪ If the Retimer Presence Detect Supported bit of the Link Capabilities 2 Registeris set to 1b and any Configured Lane received the Retimer Present bit set to 1b in the eight

consecutively receivedTS2 Ordered Sets, then the Retimer Presence Detected bit must be set to 1b in theLink Status 2 Registerotherwise the Retimer Presence Detected bit must be set to 0b in theLink Status 2 Register.

▪ If the Two Retimers Presence Detect Supported bit of the Link Capabilities 2 Registeris set to 1band any configured Lane received the Two Retimers Present bit set to 1b in the eight consecutively receivedTS2 Ordered Setsthen the Two Retimers Presence Detected bit must be set to 1b in theLink Status 2 Register, otherwise the Two Retimers Presence Detected bit must be set to 0b.

。 If the device supports greater than 2.5 GT/s data rate, it must record the data rate identifier received on any configured Lane of the Link. This will override any previously recorded value. A variable to track speed change in [recovery](#bookmark237)state, **changed\_speed\_recovery**, is reset to 0b.

。 If the device sends TS2 Ordered Setswith the Link Upconfigure Capability (Symbol 4 bit 6) set to 1b, and receives eight consecutive TS2 Ordered Setswith the Link Upconfigure Capability bit set to 1b, the variable[upconfigure\_capable](#bookmark171) is set to 1b, else it is reset to 0b.

。 All remaining Lanes that are not part of the configured Link are no longer associated with the LTSSM in progress and must:

i. Be associated with a new LTSSM if this optional feature is supported. or

ii. All Lanes that cannot be associated with an optional new LTSSM must transition to

Electrical Idle.68 Those Lanes that formed a Link up to the [L0](#bookmark238)state, and [LinkUp](#bookmark142) has been 1b since then, but are not a part of the currently configured Link, must be associated with the same LTSSM if the LTSSM advertises Link width upconfigure capability. It is recommended that the Receiver terminations of these Lanes be left on. If they are not left on, they must be turned on when the LTSSM enters the[Recovery.RcvrCfg](#bookmark239)substate until it reaches the

[Configuration.Complete](#bookmark228)substate if[upconfigure\_capable](#bookmark171)is set to 1b to allow for potential Link width upconfiguration. Any Lane that was not part of the LTSSM during the initial Link training through[L0](#bookmark240)cannot become a part of the LTSSM as part of the Link width

upconfiguration process.

▪ In the case of an optional crosslink, the Receiver terminations are required to meetZ RX-HIGH-IMP-DC-POSand Z RX-HIGH-IMP-DC-NEG (see Table 8-10).

▪ These Lanes must be re-associated with the LTSSM immediately after the LTSSM in progress transitions back to[Detect.](#bookmark168)

▪ An EIOS does not need to be sent before transitioning to Electrical Idle, and the transition to Electrical Idle does not need to occur on a Symbol or Ordered Set boundary.



68. The common mode being driven does not need to meet the Absolute Delta Between DC Common Mode During [L0](#bookmark241)and Electrical Idle (V TX-CM-DC-ACTIVE-IDLE-DELTA) specification (seeTable 8-6).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• After a 2 ms timeout:

。 The next state is [Detect](#bookmark164) if the current data rate is 2.5 GT/s or 5.0 GT/s.

。 The next state is [Configuration.Idle](#bookmark242) if the [idle\_to\_rlock\_transitioned](#bookmark172)variable is less than FFh and the current data rate is 8.0 GT/s or higher.

i. The [changed\_speed\_recovery](#bookmark236)variable is reset to 0b.

ii. Lanes that are not part of the configured Link are no longer associated with the LTSSM in progress and must meet requirement (i) or (ii) specified above for the non-timeout

transition to Configuration.Idle.

iii. The [upconfigure\_capable](#bookmark171)variable is permitted, but not required, to be updated if at least one Lane received eight consecutive TS2 Ordered Setswith matching Lane and Link

numbers (non-PAD). If updated, the [upconfigure\_capable](#bookmark171)variable is set to 1bwhen the transmitted and receivedLink Upconfigure Capability bits are 1b, else it is reset to 0b.

。 Else the next state is [Detect.](#bookmark164)

**4.2.6.3.5.2 Upstream Lanes**

• TS2 Ordered Setsare transmitted using Link and Lane numbers that match the received TS2 Link and Lane numbers.

。 The Upconfigure Capability bit of theTS2 Ordered Setsis permitted to be set to 1b to indicate that the Port is capable of supporting a x1 Link on the currently assigned Lane 0 and up-configuring the Link while [LinkUp](#bookmark142)= 1b. Advertising this capability is optional.

• N\_FTS must be noted for use in [L0s](#bookmark243)when leaving this state.

• When using 8b/10b encoding, Lane-to-Lane de-skew must be completed when leaving this state.

• Scrambling is disabled if all configured Lanes have the Disable Scrambling bit asserted in two consecutively receivedTS2 Ordered Sets.

。 The Port that is sending the Disable Scrambling bit on all of the configured Lanes must also disable scrambling. Scrambling can only be disabled when using 8b/10b encoding.

• The next state is[Configuration.Idle](#bookmark244)immediately after all Lanes that are transmittingTS2 Ordered Sets receive eight consecutive TS2 Ordered Setswith matching Lane and Link numbers (non-PAD) and identical data rate identifiers (including identicalLink Upconfigure Capability (Symbol 4 bit 6)), and 16 consecutive TS2 Ordered Setsare sent after receiving one TS2 Ordered Set. Implementations with the Retimer Presence Detect

Supported bit of the Link Capabilities 2 Registerset to 1b must also receive the eight consecutive TS2 Ordered Setswith identical Retimer Present (Symbol 5 bit 4) when the data rate is 2.5 GT/s. Implementations with Two Retimers Presence Detect Supported bit of the Link Capabilities 2 Registerset to 1b must also receive the eight consecutive TS2 Ordered Setswith identical Retimer Present (Symbol 5 bits 5:4) when the data rate is 2.5 GT/s.

。 If the data rate of operation is 2.5 GT/s:

▪ If the Retimer Presence Detect Supported bit of the Link Capabilities 2 Registeris set to 1b and any Configured Lane received the Retimer Present bit set to 1b in the eight

consecutively receivedTS2 Ordered Sets, then the Retimer Presence Detected bit must be set to 1b in theLink Status 2 Registerotherwise the Retimer Presence Detected bit must be set to 0b in theLink Status 2 Register.

▪ If the Two Retimers Presence Detect Supported bit of the Link Capabilities 2 Registeris set to 1band any configured Lane received the Two Retimers Present bit set to 1b in the eight consecutively receivedTS2 Ordered Setsthen the Two Retimers Presence Detected bit must be set to 1b in theLink Status 2 Register, otherwise the Two Retimers Presence Detected bit must be set to 0b.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 If the device supports greater than 2.5 GT/s data rate, it must record the data rate identifier received on any configured Lane of the Link. This will override any previously recorded value. A variable to track speed change in [recovery](#bookmark245)state,[changed\_speed\_recovery,](#bookmark236) is reset to 0b.

。 If the device sends TS2 Ordered Setswith the Link Upconfigure Capability (Symbol 4 bit 6) set to 1b, as well as receives eight consecutive TS2 Ordered Setswith the Link Upconfigure Capability bit set to 1b, the variable[upconfigure\_capable](#bookmark171) is set to 1b, else it is reset to 0b.

。 All remaining Lanes that are not part of the configured Link are no longer associated with the LTSSM in progress and must:

i. Optionally be associated with a new crosslink LTSSM if this feature is supported. or

ii. All remaining Lanes that are not associated with a new crosslink LTSSM must transition to Electrical Idle,69 and Receiver terminations are required to meetZ RX-HIGH-IMP-DC-POSand

Z RX-HIGH-IMP-DC-NEG (see Table 8-10). Those Lanes that formed a Link up to the [L0](#bookmark246)state, and [LinkUp](#bookmark142) has been 1b since then, but are not a part of the currently configured Link, must be associated with the same LTSSM if the LTSSM advertises Link width upconfigure capability. It is recommended that the Receiver terminations of these Lanes be left on. If they are not left on, they must be turned on when the LTSSM enters the[Recovery.RcvrCfg](#bookmark247)substate until it reaches the [Configuration.Complete](#bookmark228)substate if[upconfigure\_capable](#bookmark171)is set to 1b to allow for potential Link width upconfiguration. Any Lane that was not part of the LTSSM during

the initial Link training through[L0](#bookmark248)cannot become a part of the LTSSM as part of the Link width upconfiguration process.

▪ These Lanes must be re-associated with the LTSSM immediately after the LTSSM in progress transitions back to[Detect.](#bookmark168)

▪ EIOS does not need to be sent before transitioning to Electrical Idle, and the transition to Electrical Idle does not need to occur on a Symbol or Ordered Set boundary.

• After a 2 ms timeout:

。 The next state is [Detect](#bookmark168) if the current data rate is 2.5 GT/s or 5.0 GT/s.

。 The next state is [Configuration.Idle](#bookmark249) if the [idle\_to\_rlock\_transitioned](#bookmark172)variable is less than FFh and the current data rate is 8.0 GT/s or higher.

i. The [changed\_speed\_recovery](#bookmark236)variable is reset to 0b.

ii. Lanes that are not part of the configured Link are no longer associated with the LTSSM in progress and must meet requirement (i) or (ii) specified above for the non-timeout

transition to Configuration.Idle.

iii. The [upconfigure\_capable](#bookmark171)variable is permitted, but not required, to be updated if at least one Lane received eight consecutive TS2 Ordered Setswith matching Lane and Link

numbers (non-PAD). If updated, the [upconfigure\_capable](#bookmark171)variable is set to 1bwhen the transmitted and receivedLink Upconfigure Capability bits are 1b, else it is reset to 0b.

• Else the next state is [Detect.](#bookmark168)

**4.2.6.3.6 Configuration.Idle**

• When using 8b/10b encoding, the Transmitter sendsIdle data Symbols on all configured Lanes.



69. The common mode being driven does not need to meet the Absolute Delta Between DC Common Mode During [L0](#bookmark250)and Electrical Idle (V TX-CM-DC-ACTIVE-IDLE-DELTA) specification (seeTable 8-6).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• If[LinkUp](#bookmark142)= 0band 32.0 GT/s data rate is supported by all components in the Link, as advertised in the eight consecutive TS2 or eight consecutive and identical modified TS2 Ordered Sets received prior to entering [Configuration.Idle:](#bookmark244)

。 If the No Equalization Needed bit (bit 1 of Symbol 5) was set to 1b in the received eight consecutive and identicalModified TS2 Ordered Setsand was also set in the transmitted Modified TS2 Ordered Setsin all the configured Lanes of the Link or ifNo Equalization Neededvalue (10b) was received in the Enhanced Link Behavior Controlfield (bits 7:6 of Symbol 5) in the eight consecutive TS2 Ordered Setsand was also set in the Enhanced Link Behavior Controlfield of the transmitted TS2 Ordered

Sets:

▪ The [equalization\_done\_8GT\_data\_rate,equalization\_done\_16GT\_data\_rate,](#bookmark173) and [equalization\_done\_32GT\_data\_rate](#bookmark173)variables are each set to 1b.

▪ The No Equalization Needed Received bit in the32.0 GT/s Status Registeris set to 1b.

。 Else If the Equalization bypass to highest rate support bit (bit 0 of Symbol 5) was set to 1b in the

received eight consecutive and identical modified TS2 Ordered Setsand was also set in the

transmitted modified TS2 Ordered Setsin all the configured Lanes of the Link or if either No

Equalization Neededor Equalization bypass to highest data rate value (01b or 10b) was received in

the Enhanced Link Behavior Controlfield (bits 7:6 of Symbol 5) in the eight consecutive TS2 Ordered Setsand either No Equalization Neededor Equalization bypass to highest data rate value (01b or 10b) was also set in the Enhanced Link Behavior Controlfield of the transmitted TS2 Ordered Sets:

▪ The [equalization\_done\_8GT\_data\_rate](#bookmark173)and [equalization\_done\_16GT\_data\_rate](#bookmark173)variables are each set to 1b.

。 If entry to this sub-state was caused by receipt of eight consecutive and identical modified TS2 Ordered Setsand [LinkUp](#bookmark142)= 0b

▪ If the Modified TS Usagefield in the received eight consecutive modified TS2 Ordered Sets was set to 010b (Alternate Protocols) and the same value was set in theModified TS Usage field of the transmitted modified TS2 Ordered Setsand the Modified TS Information 1and Alternate Protocol Vendor IDfields are identical between the transmitted and received

modified TS2 Ordered Setsin all the configured Lanes of the Link:

▪ The Modified TS Received bit in the32.0 GT/s Status Registeris set to 1b. The

details of the negotiation will be reflected in the Received Modified TS Data 1

Registerand Received Modified TS Data 2 Register based on the eight consecutive modified TS2 Ordered Sets received.

。 When using 128b/130b encoding:

▪ If the data rate is 8.0 GT/s, the Transmitter sends one [SDS Ordered Set](#bookmark59)on all configured

Lanes to start a Data Stream and then sends Idle data Symbols on all configured Lanes. The first Idle data Symbol transmitted on Lane 0 is the first Symbol of the Data Stream.

▪ If the data rate is 16.0 GT/s or higher, the Transmitter sends one Control [SKP Ordered Set](#bookmark251) followed immediately by one [SDS Ordered Set](#bookmark59)on all configured Lanes to start a Data

Stream and then sends Idle data Symbols on all configured Lanes. The first Idle data Symbol transmitted on Lane 0 is the first Symbol of the Data Stream.

。 Receiver waits for Idle data. 。[LinkUp](#bookmark142) = 1b

。 When using 8b/10b encoding, the next state is [L0](#bookmark252)if eight consecutive Symbol Times of Idle data are received on all configured Lanes and 16 Idle data Symbols are sent after receiving one Idle data

Symbol.

▪ If software has written a 1b to the Retrain Link bit in the Link Control Registersince the last transition to[L0](#bookmark253)from [Recovery](#bookmark254)or [Configuration,](#bookmark204) the Downstream Port must set theLink

Bandwidth Management Status bit of the Link Status Registerto 1b.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

. The [use\_modified\_TS1\_TS2\_Ordered\_Set](#bookmark171)variable is reset to 0b on transition to[L0.](#bookmark255)

◦ When using 128b/130b encoding, next state is [L0](#bookmark256)if eight consecutive Symbol Times of Idle data are received on all configured Lanes, 16 Idle data Symbols are sent after receiving one Idle data Symbol, and this state was not entered by a timeout from [Configuration.Complete.](#bookmark225)

. The Idle data Symbols must be received in Data Blocks.

. Lane-to-Lane de-skew must be completed before Data Stream processing starts.

. If software has written a 1b to the Retrain Link bit in the Link Control Registersince the last transition to[L0](#bookmark257)from [Recovery](#bookmark258)or [Configuration,](#bookmark204) the Downstream Port must set theLink

Bandwidth Management Status bit of the Link Status Registerto 1b.

. The [idle\_to\_rlock\_transitioned](#bookmark172)variable is reset to 00h on transition to[L0.](#bookmark259)

◦ Otherwise, after a minimum 2 ms timeout:

. If the [idle\_to\_rlock\_transitioned](#bookmark172)variable is less than FFh, the next state is [Recovery.RcvrLock.](#bookmark260)

. On transition to[Recovery.RcvrLock:](#bookmark261)

. If the data rate is 8.0 GT/s or higher, the [idle\_to\_rlock\_transitioned](#bookmark172) variable is incremented by 1.

. If the data rate is 2.5 GT/s or 5.0 GT/s, the [idle\_to\_rlock\_transitioned](#bookmark172) variable is set to FFh.

. Else the next state is [Detect.](#bookmark164)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Configuration Entry



Exit to

Disabled

Exit to Loopback

|  |
| --- |
| Configuration.Linkwidth.Start |



Exit to Detect

|  |
| --- |
| Configuration.Linkwidth.Accept |

|  |  |  |
| --- | --- | --- |
| Configuration.Lanenum.Wait | | |
|  |  |  |
| Configuration.Lanenum.Accept | | |

|  |
| --- |
| Configuration.Complete |



Exit to Recovery

|  |
| --- |
| Configuration.Idle |



Exit to L0

OM13802C

Figure 4-29 [Configuration](#bookmark212)Substate Machine

[**4.2.6.4**](4.2.6.4) **Recovery**

The [Recovery](#bookmark245)substate machine is shown in [Figure 4-30 .](#bookmark262)

**4.2.6.4.1 Recovery.RcvrLock**

If the Link is operating at a data rate of 8.0 GT/s or higher, a Receiver must consider any TS1or TS2 Ordered Set to be

received only after it obtains Block Alignment in that Lane. If entry to this substate is from [L1](#bookmark264)or [Recovery.Speed](#bookmark265)or [L0s,](#bookmark266) the Block Alignment must be obtained after exiting Electrical Idle condition. If entry to this substate is from [L0,](#bookmark267) the Block Alignment must be obtained after the end of the last Data Stream.

• If the data rate of operation is 8.0 GT/s or higher:

◦ If the [start\_equalization\_w\_preset](#bookmark268)variable is set to 1b:

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

. An Upstream Port must use the Transmitter preset values it registered from the received

appropriate eight consecutive TS2 Ordered Sets (EQ TS2 if 8.0 GT/s,EQ TS2 if 32.0 GT/s and equalization bypass to highest data rate was negotiated, and 128b/130bEQTS2 if 16.0 GT/s or 32.0 GT/s) in [Recovery.RcvrCfg](#bookmark269) in its Transmitter setting as soon as it starts transmitting in the data rate at which equalization will be performed and ensure that it meets the preset

definition in Chapter 8 . Lanes that received a Reserved or unsupported Transmitter preset value must use an implementation specific method to choose a supported Transmitter

preset setting for use as soon as it starts transmitting at the data rate where equalization needs to be performed.

. A Downstream Port must use the Transmitter preset settings according the rules below as soon as it starts transmitting at the data rate where equalization must be performed:

1. If the data rate of equalization is 16.0 GT/s or 32.0 GT/s and eight consecutive

EQ TS2 Ordered Sets (for the case where equalization bypass to 32.0 GT/sis to be performed) or128b/130b EQ TS2 Ordered Setswere received with supported

Transmitter Preset values in the most recent transition through[Recovery.RcvrCfg,](#bookmark270) the Transmitter Preset value from those EQ TS2 or128b/130b EQ TS2 Ordered

Sets must be used.

2. Else, if the Transmitter Preset value defined in the Downstream Port Transmitter Preset field of the appropriateLane Equalization Control Register Entry, as

defined below is supported, then it must be used:

|  |  |
| --- | --- |
| Data Rate of Equalization | Transmitter Preset value to be used as soon as the Link transitions to the data rate of equalization |
| 8.0 GT/s | Transmitter Presetfield defined in the Lane Equalization Control Register Entryfor each Lane. The Downstream Port may optionally use the  Downstream Port 8.0 GT/s Receiver Preset Hintfield defined in the Lane  Equalization Control Register Entryfor each of its Receivers corresponding to the Lane, if they are not Reserved values. |
| 16.0 GT/s | Downstream Port 16.0 GT/s Transmitter Presetfield of the16.0 GT/s Lane Equalization Control Register Entry |
| 32.0 GT/s | Downstream Port 32.0 GT/s Transmitter Presetfield of the32.0 GT/s Lane Equalization Control Register Entry |

3. Else, use an implementation specific method to choose a supported Transmitter preset setting.

The Downstream Port must ensure that it meets the preset definition inChapter 8 .

. Next state is[Recovery.Equalization.](#bookmark271)

◦ Else:

. The Transmitter must use the coefficient settings agreed upon at the conclusion of the last equalization procedure

. If this substate was entered from [Recovery.Equalization,](#bookmark272) in the transmitted TS1 Ordered Sets, a Downstream Port must set the Pre-cursor, Cursor, and Post-cursor Coefficient fields to the current Transmitter settings, and if the last accepted request in Phase 2 of

[Recovery.Equalization](#bookmark273)was a preset request, it must set theTransmitter Preset bits to the accepted preset of that request.

. It is recommended that in this substate, in the transmitted TS1 Ordered Sets, all Ports set the Pre-cursor, Cursor, and Post-cursor Coefficient fields to the current Transmitter settings,

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

and set theTransmitter Preset bits to the most recent preset that the Transmitter settings were set to.

. An Upstream Port that receives eight consecutive TS1 Ordered Setson all configured Lanes with the following characteristics must transition to Recovery.Equalization

. Link and Lane numbers in the receivedTS1 Ordered Setsmatch with the Link and Lane numbers in the transmitted TS1 Ordered Setson each Lane

. speed\_change bit is equal to 0b . EC bits not equal to 00b

**IMPLEMENTATION NOTE**

Redoing Equalization

A Downstream Port may use this provision to redo some parts of the

Transmitter Equalization process using software help or some other

implementation specific means while ensuring no transactions are in flight on the Link to avoid anytimeouts.



. Next state for a Downstream Port is[Recovery.Equalization](#bookmark274)if[Recovery.RcvrLock](#bookmark261)

was not entered from [Configuration.Idle](#bookmark244)or [Recovery.Idle](#bookmark275)and the Perform

Equalization bit in the Link Control 3 Registeris set or an implementation specific

mechanism determined equalization needs to be performed, following

procedures described in Section 4.2.3 . The Port must ensure that no more than [2](#bookmark276)

TS1 Ordered Setswith EC=00b are transmitted due to being in [Recovery.RcvrLock](#bookmark261)

before starting to transmit the TS1 Ordered Sets required by

[Recovery.Equalization.](#bookmark277)

• Transmitter sendsTS1 Ordered Setson all configured Lanes using the same Link and Lane numbers that were

set after leaving[Configuration](#bookmark204). The speed\_change bit (bit 7 of the Data Rate Identifier Symbol in TS1 Ordered Set) must be set to 1b if the[directed\_speed\_change](#bookmark171)variable is set to 1b. The [directed\_speed\_change](#bookmark171)variable is set to 1b if any configured Lane receives eight consecutive TS1 Ordered Setswith the speed\_change bit set to 1b. Only those data rates greater than 2.5 GT/s should be advertised that can be supported reliably. The N\_FTS value in the TS1 Ordered Set transmitted reflects the number at the current speed of operation. A device is

allowed to change the supported data rates that it advertises when it enters this substate.

A Downstream Port that intends to redo equalization with a data rate change from 2.5 GT/s or 5.0 GT/s to 8.0 GT/s or 32.0 GT/s when equalization bypass to highest data rate is supported must:

◦ Send EQ TS1 Ordered Setswith the speed\_change bit set to 1band advertising the following data rates:

. 8.0 GT/s Data Rate Identifier if redo equalization is for 8.0 GT/s Data Rate . 32.0 GT/s Data Rate Identifier if redo equalization is for 32.0 GT/s Data Rate

◦ If the equalization redo attempt is initiated by the hardware as described in Section 4.2.3 , then hardware must ensure that the Data Rate is 2.5 GT/s or 5.0 GT/s before initiating the attempt.

◦ If the equalization redo attempt is initiated by the software mechanism as described in Section 4.2.3 , then software must ensure that the Data Rate is 2.5 GT/s or 5.0 GT/s before initiating the attempt.

A Downstream Port that intends to redo equalization with a data rate change from 8.0 GT/s to 16.0 GT/s or 16.0 GT/s to 32.0 GT/s must:

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 Send TS1 Ordered Setswith the Equalization Redobit set to 1b, the speed\_change bit set to 1b, and advertising the Data Rate Identifier at which equalization redo will be performed (16.0 GT/s or

32.0 GT/s).

。 If the equalization redo attempt is initiated by the hardware as described in Section 4.2.3 , then hardware must ensure that the Data Rate is the following before initiating the attempt to redo equalization:

▪ 8.0 GT/s if the equalization redo is for 16.0 GT/s Data Rate

▪ 16.0 GT/s if the equalization redo is for 32.0 GT/s Data Rate

。 If the equalization redo attempt is initiated by the software mechanism as described in Section 4.2.3 , then software must ensure that the Data Rate is the following before initiating the attempt to redo

equalization:

▪ 8.0 GT/s if the equalization redo is for 16.0 GT/s Data Rate

▪ 16.0 GT/s if the equalization redo is for 32.0 GT/s Data Rate

An Upstream Port must advertise the highest data rate support in the TS2 Ordered Setsit transmits in

[Recovery.RcvrCfg](#bookmark278), and optionally in the TS1 Ordered Setsit transmits in this substate, unless the Upstream

Port has determined that a problem unrelated to the highest data rate equalization prevents it from operating reliably at the highest data rate at which equalization is being requested to be performed, if the eight

consecutive Ordered Sets it receives are one of the following:

。EQ TS1or EQ TS2 Ordered Setswith the speed\_change bit set to 1b

。TS1 Ordered Setswith the Equalization Redobit set to 1b or 128b/130bEQ TS2 Ordered Setswith the speed\_change bit set to 1b.

Under other conditions, a device must not change the supported data rate values either in this substate or

while in the [Recovery.RcvrCfg](#bookmark279)or [Recovery.Equalization](#bookmark280)substates. The **successful\_speed\_negotiation** variable is reset to 0b upon entry to this substate.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Handling a Request to Advertise 8.0 GT/s Data Rate Identifier

If an Upstream Port that is not advertising 8.0 GT/s Data Rate Identifiers receives EQ TSs with 8.0 GT/s Data Rate

Identifiers and with the speed\_change bit set in [Recovery.RcvrLock,](#bookmark261) that indicates that the Downstream Port is

attempting to switch the Link Speed to 8.0 GT/s in order to perform the 8.0 GT/s Link Equalization Procedure. If for some reason the Upstream Port is unable or unwilling to switch to advertising 8.0 GT/s Data Rate Identifiers in the TS2 Ordered Setsit transmits once it transitions to[Recovery.RcvrCfg](#bookmark281), the 8.0 GT/s Link Equalization Procedure will not be performed in the current tenure in Recovery. This may cause the Downstream Port to permanently

abandon its attempt to change the link speed to 8.0 GT/s and perform the 8.0 GT/s Link Equalization Procedure, resulting in an operational link speed of less than 8.0 GT/s until after the link transitions through[Detect](#bookmark164)and is re-trained. It is recommended that if an Upstream Port is for some temporary reason unable or unwilling to

switch to advertising 8.0 GT/s Data Rate Identifiers in the condition described above, and does not intend to

prohibit the Link from operating at 8.0 GT/s, that it perform one of the following two actions below as soon as is reasonable for it to do so:

• If the Upstream Port supports the Quiesce Guarantee mechanism for performing the Link Equalization Procedure, enter[Recovery](#bookmark258)and advertise 8.0 GT/s Data Rate Identifiers with the speed\_change bit set to 1b in the TSs that it sends. If[Recovery.Equalization](#bookmark282)is not entered after changing speed to 8.0 GT/s and before entering [Recovery.RcvrCfg](#bookmark283)at 8.0 GT/s (the Downstream Port did not direct an entry to

[Recovery.Equalization](#bookmark284)), it should set the Request Equalization and Quiesce Guarantee bits to 1b in the TS2 Ordered Setssent at 8.0 GT/s in [Recovery.RcvrCfg](#bookmark285)in order to request the Downstream Port to

initiate the Link Equalization Procedure.

• Enter[Recovery](#bookmark258)and advertise 8.0 GT/s Data Rate Identifiers with the speed\_change bit cleared to 0b. The Downstream Port may then later initiate a speed change to 8.0 GT/s and perform the Link Equalization Procedure, though there is no guarantee that it will do so.

The process for handling a request to advertise 16.0 GT/s (or 32.0 GT/s) Data Rate Identifier is similar to 8.0 GT/s Data Rate Identifier with 16.0 GT/s (or 32.0 GT/s) Data Rate Identifier substituting 8.0 GT/s Data Rate Identifier and 128b/130bEQTS2s substituting EQ TSs.



An Upstream Port must set the Selectable De-emphasis bit (bit 6 of Symbol 4) of the TS1 Ordered Setsit transmits to

match the desired de-emphasis level at 5.0 GT/s. The mechanism an Upstream Port may adopt to request a de-emphasis level if it chooses to do so is implementation specific. It must also be noted that since the Upstream Port’s request may not reach the Downstream Port due to bit errors in the TS1 Ordered Sets, the Upstream Port may attempt to re-request the desired de-emphasis level in subsequent entries to[Recovery](#bookmark258)state when speed change is requested. If the

Downstream Port intends to use the Upstream Port’s de-emphasis information in [Recovery.RcvrCfg,](#bookmark286) then it must record the value of the Selectable De-emphasis bit received in this state.

The Transmit Margin field of the Link Control 2 Registeris sampled on entry to this substate and becomes effective on the transmit package pins within 192 ns of entry to this substate and remains effective until a new value is sampled on a subsequent entry to this substate from [L0,](#bookmark287)[L0s,](#bookmark288) or [L1.](#bookmark289)

• After activating any inactive Lane, the Transmitter must wait for its TX common mode to settle before exiting Electrical Idle and transmitting theTS1 Ordered Setswith the following exceptions.

• When exiting from the L1.2 L1 PM Substate, common mode is permitted to be established passively during L1.0, and actively during Recovery. In order to ensure common mode has been established in

[Recovery.RcvrLock,](#bookmark261) the Downstream Port must maintain a timer, and the Downstream Port must not send TS2 training sequences until a minimum ofT COMMONMODEhas elapsed since the Downstream Port has started

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

transmitting TS1 training sequences and has detected electrical idle exit on any Lane of the configured Link. See Section 5.5.3.3 .

• Implementations must note that the voltage levels may change after an early bit lock and Symbol or Block alignment since the new Transmit Margin field becomes effective within 192 ns after the other side enter [Recovery.RcvrLock.](#bookmark261) The Receiver needs to reacquire bit lock and Symbol or Block alignment under those conditions.

a. Note: The[directed\_speed\_change](#bookmark171)variable is set to 1b in[L0](#bookmark290)or [L1](#bookmark291)state for the side that is initiating a speed change. For the side that is not initiating a speed change, this bit is Set in this substate if the received TS Ordered Sets have the speed change bit Set. This bit is reset to 0b in the[Recovery.Speed](#bookmark292) substate.

b. A device must accept all good TLPs and DLLPs it receives after entering this substate from [L0](#bookmark293) prior to receiving the first TS Ordered Set. If operating with 128b/130b encoding, any received TLPs and

DLLPs are subject to the framing rules for 128b/130b encoding in Section 4.2.2.3 .

• Next state is[Recovery.RcvrCfg](#bookmark294)if eight consecutive TS1or TS2 Ordered Setsare received on all configured Lanes with the same Link and Lane numbers that match what is being transmitted on those same Lanes and the

speed\_change bit is equal to the[directed\_speed\_change](#bookmark171)variable and the EC field is 00b in all the consecutive TS1 Ordered Setsif the current data rate is 8.0 GT/s or higher.

。 If the Extended Synch bit is Set, the Transmitter must send a minimum of 1024 consecutive TS1 Ordered Sets before transitioning to[Recovery.RcvrCfg.](#bookmark295)

。 If this substate was entered from [Recovery.Equalization,](#bookmark296) the Upstream Port must evaluate the

equalization coefficients or preset received by all Lanes that receive eight TS1 Ordered Setsand note whether they are different from the final set of coefficients or preset that was accepted in Phase 2 of the equalization process. Note: Mismatches are reported in[Recovery.RcvrCfg](#bookmark297) by setting the Request Equalization bit ofTS2 Ordered Sets.

• Otherwise, after a 24 ms timeout:

。 Next state is[Recovery.RcvrCfg](#bookmark298) if the following two conditions are true:

▪ Eight consecutive TS1or TS2 Ordered Setsare received on any configured Lane with the same Link and Lane numbers that match what is being transmitted on the same Lane and the speed\_change bit equal to 1b.

▪ Either the current data rate of operation is greater than 2.5 GT/s; or 5.0 GT/s or greater data rate identifiers are set in both the transmitted TS1and the (eight consecutive) receivedTS1 or TS2 Ordered Sets.

。 Else the next state is[Recovery.Speed](#bookmark299)if the speed of operation has not changed to a mutually

negotiated data rate since entering [Recovery](#bookmark258)from [L0](#bookmark300)or [L1](#bookmark301) (i.e.,[changed\_speed\_recovery](#bookmark236)= 0b) and the current speed of operation is greater than 2.5 GT/s. The new data rate to operate after leaving [Recovery.Speed](#bookmark302)will be at 2.5 GT/s. Note: This indicates that the Link was unable to operate at the current data rate (greater than 2.5 GT/s) and the Link will operate at the 2.5 GT/s data rate.

。 Else the next state is[Recovery.Speed](#bookmark303)if the operating speed has been changed to a mutually

negotiated data rate since entering [Recovery](#bookmark258)from [L0](#bookmark304)or [L1](#bookmark305) [(changed\_speed\_recovery](#bookmark236)= 1b; i.e., the arc to this substate has been taken from [Recovery.Speed](#bookmark306)). The new data rate to operate after leaving [Recovery.Speed](#bookmark307)is reverted back to the speed it was when [Recovery](#bookmark258)was entered from [L0](#bookmark308)or [L1.](#bookmark309)

Note: This indicates that the Link was unable to operate at the new negotiated data rate and will revert back to the old data rate with which it entered [Recovery](#bookmark258)from [L0](#bookmark310)or [L1.](#bookmark311)

。 Else the next state is[Configuration](#bookmark204)and the [directed\_speed\_change](#bookmark171)variable is reset to 0b if any of the configured Lanes that are receiving a TS1or TS2 Ordered Set have received at least one TS1or TS2

Ordered Set with Link and Lane numbers that match what is being transmitted on those same Lanes and the operating speed has not changed to a mutually negotiated data rate (i.e.,

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[changed\_speed\_recovery](#bookmark236)= 0b) since entering [Recovery](#bookmark237)and at least one of the following conditions is true:

. The [directed\_speed\_change](#bookmark171)variable is equal to 0band the speed\_change bit on the receivedTS1or TS2 Ordered Set is equal to 0b.

. The current data rate of operation is 2.5 GT/s and 2.5 GT/s data rate is the highest commonly advertised data rate among the transmitted TS1 Ordered Setsand the receivedTS1or TS2 Ordered Set(s).

◦ Otherwise, the next state is [Detect.](#bookmark168)

**IMPLEMENTATION NOTE**

Example Showing Speed Change Algorithm Between 2.5 GT/ s and 5.0 GT/s

Suppose a Link connects two greater than 5.0 GT/s capable components,A and B. The Link comes up to the [L0](#bookmark312)

state in 2.5 GT/s data rate. Component A decides to change the speed to greater than 5.0 GT/s, sets the

[directed\_speed\_change](#bookmark171)variable to 1band enters[Recovery.RcvrLock](#bookmark263)from [L0.](#bookmark313) Component Asends TS1 Ordered Setswith the speed\_change bit set to 1band advertises the 2.5 GT/s, 5.0 GT/s, and 8.0 GT/s data rates. Component B sees the first TS1 in [L0](#bookmark314)state and enters[Recovery.RcvrLock](#bookmark263)state. Initially, component B sendsTS1swith the

speed\_change set to 0b. Component B will start sending the speed\_change indication in its TS1 after it receives eight consecutive TS1 Ordered Setsfrom component A and advertises all of the data rates it can support.

Component B will enter[Recovery.RcvrCfg](#bookmark315)from where it will enter[Recovery.Speed.](#bookmark316) Component A will wait for

eight consecutive TS1/TS2 with speed\_change bit set from component B before moving to[Recovery.RcvrCfg](#bookmark317)and on to[Recovery.Speed](#bookmark318). Both component A and component B enter[Recovery.Speed](#bookmark319)and record 8.0 GT/s as the

maximum speed they can operate with. The[directed\_speed\_change](#bookmark171)variable will be reset to 0bwhen in

[Recovery.Speed](#bookmark320). When they enter[Recovery.RcvrLock](#bookmark263)from [Recovery.Speed](#bookmark321), they will operate at 8.0 GT/sand send TS1s with speed\_change set to 0b. If both sides work well at 8.0 GT/s, they will continue on to[Recovery.RcvrCfg](#bookmark322) and enter[L0](#bookmark323)through[Recovery.Idle](#bookmark324)at 8.0 GT/s. However, if component B fails to achieve Symbol lock, it will

timeout in [Recovery.RcvrLock](#bookmark263)and enters[Recovery.Speed.](#bookmark325) Component A would have moved on to

[Recovery.RcvrCfg](#bookmark326) but would see the Electrical Idle after receiving TS1s at 8.0 GT/s after component B enters

[Recovery.Speed](#bookmark327). This will cause component A to move to[Recovery.Speed](#bookmark328). After entering [Recovery.Speed](#bookmark329)for the second time, both sides will revert back to the speed they operated with prior to entering the [Recovery](#bookmark237)state

(2.5 GT/s). Both sides will enter[L0](#bookmark330)from [Recovery](#bookmark237)in 2.5 GT/s. Component A may initiate the

[directed\_speed\_change](#bookmark171)variable for a second time, requesting 8.0 GT/s data rate in its Data Rate Identifier, go

through the same steps, fail to establish the 8.0 GT/s data rate and go back to[L0](#bookmark331)in 2.5 GT/s data rate. On the third attempt, however, component A may decide to only advertise 2.5 GT/s and 5.0 GT/s data rates and successfully

establish the Link at 5.0 GT/s data rate and enter[L0](#bookmark332)at that speed. However, if either side entered [Detect,](#bookmark168) that side should advertise all of the data rates it can support, since there may have been a hot plug event.



**4.2.6.4.2 Recovery.Equalization**

Transmitter sendsTS1 Ordered Setson all configured Lanes using the same Link and Lane numbers that were set after leaving[Configuration](#bookmark212)if this state was entered from [Recovery.RcvrLock.](#bookmark263) If this state was entered from [Loopback.Entry,](#bookmark334)

Transmitter sendsTS1 Ordered Setson the Lane under test using the Link and Lane numbers defined in [Loopback.Entry.](#bookmark335) If this state was entered from [Loopback.Entry,](#bookmark336) the Lanes that are not under test must be treated as not configured for the duration of[Recovery.Equalization](#bookmark280)and must not be included in the equalization procedure. The Lanes that are not under test must have their Transmitter preset values set toP4. The sole purpose of the lanes that are not under test is to create the noise that is needed in [Loopback.Active.](#bookmark337)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**4.2.6.4.2.1 Downstream Lanes**

Upon entry to this substate:

• Current phase is Phase 1

。 If the data rate of operation is 8.0 GT/s:

▪ The Equalization 8.0 GT/s Phase 1 Successful,Equalization 8.0 GT/s Phase 2 Successful, Equalization 8.0 GT/s Phase 3 Successful,Link Equalization Request 8.0 GT/s, and

Equalization 8.0 GT/s Complete bits of the Link Status 2 Registerand the Perform Equalization bit of the Link Control 3 Registerare all set to 0b

▪ The [equalization\_done\_8GT\_data\_rate](#bookmark173)variable is set to 1b 。 If the data rate of operation is 16.0 GT/s:

▪ The Equalization 16.0 GT/s Phase 1 Successful,Equalization 16.0 GT/s Phase 2 Successful, Equalization 16.0 GT/s Phase 3 Successful,Link Equalization Request 16.0 GT/s, and

Equalization 16.0 GT/s Complete bits of the16.0 GT/s Status Registerand the Perform Equalization bit of the Link Control 3 Registerare all set to 0b

▪ The [equalization\_done\_16GT\_data\_rate](#bookmark173)variable is set to 1b 。 If the data rate of operation is 32.0 GT/s:

▪ The Equalization 32.0 GT/s Phase 1 Successful,Equalization 32.0 GT/s Phase 2 Successful, Equalization 32.0 GT/s Phase 3 Successful,Link Equalization Request 32.0 GT/s, and

Equalization 32.0 GT/s Complete bits of the32.0 GT/s Status Registerand the Perform Equalization bit of the Link Control 3 Registerare all set to 0b

▪ The [equalization\_done\_32GT\_data\_rate](#bookmark173)variable is set to 1b

• The [start\_equalization\_w\_preset](#bookmark338)variable is set to 0b

**4.2.6.4.2.1.1 Phase 1 of Transmitter Equalization**

• Transmitter sendsTS1 Ordered Sets using the Transmitter preset settings for the current data rate of operation. In the TS1 Ordered Sets, the EC field is set to 01b, the Transmitter Preset bits of each Lane is set to the value of its corresponding Transmitter preset setting for the current data rate, the FS, LF, and the Post-cursor

Coefficient fields are set to values corresponding to the Lane'sTransmitter Preset bits. The Transmitter preset settings, for each configured Lane, must be chosen as follows:

1. If[Recovery.Equalization](#bookmark296)was entered from [Loopback.Entry:](#bookmark339)

▪ IfEQ TS1 Ordered Setsdirected the device from [Configuration.Linkwidth.Start](#bookmark28)to

[Loopback.Entry](#bookmark340), the Transmitter preset value specified in the Preset field of the EQ TS1 Ordered Setsmust be used by the Lane under test.

▪ If standardTS1 Ordered Setsdirected the device from [Configuration.Linkwidth.Start](#bookmark28)to

[Loopback.Entry,](#bookmark341) an implementation specific method must be used to choose a supported Transmitter Preset value for use.

2. Else, if eight consecutive 128b/130bEQ TS2 Ordered Setswere received with supported Transmitter preset values in the most recent transition through[Recovery.RcvrCfg](#bookmark342)and the current data rate of operation is 16.0 GT/s or higher, the Transmitter preset value requested in the 128b/130bEQ TS2

Ordered Setsmust be used.

3. Else, if eight consecutive EQ TS2 Ordered Setswere received with supported Transmitter preset

values in the most recent transition through[Recovery.RcvrCfg,](#bookmark343) the current data rate of operation is

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

32.0 GT/s, and equalization bypass to 32.0 GT/s is being performed, the Transmitter preset value requested in the EQ TS2 Ordered Setsmust be used.

4. Else, if the Transmitter preset setting specified by the Downstream Port 8.0 GT/s Transmitter Preset field of the Lane Equalization Control Register Entry (for operation at the 8.0 GT/sdata rate) or the

Downstream Port 16.0 GT/s Transmitter Presetfield of the16.0 GT/s Lane Equalization Control

Register Entry (for operation at the 16.0 GT/sdata rate) or the Downstream Port 32.0 GT/s Transmitter Presetfield of the32.0 GT/s Lane Equalization Control Register Entry (for operation at the 32.0 GT/s data rate) is a supported value and is not a Reserved value, it must be used.

5. Else, use an implementation specific method to choose a supported Transmitter preset setting for use.

• The Downstream Port is permitted to wait for up to 500 ns after entering Phase 1 before evaluating received information for TS1 Ordered Sets if it needs the time to stabilize its Receiver logic.

• Next phase is Phase 2 if all configured Lanes receive two consecutive TS1 Ordered Setswith EC=01band the Downstream Port wants to execute Phase 2 and Phase 3.

。 The Receiver must complete its bit lock process and then recognize Ordered Sets within 2 ms after receiving the first bit of the first valid Ordered Set on its Receiver pin.

。 If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Phase 1 Successful bit of the Link Status 2 Register is set to 1b.

。 If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Phase 1 Successful bit of the16.0 GT/s Status Register is set to 1b.

。 If the data rate is 32.0 GT/s and [perform\_equalization\_for\_loopback](#bookmark344)is 0b, the Equalization 32.0 GT/s Phase 1 Successful bit of the32.0 GT/s Status Register is set to 1b.

。 The LF and FS values received in the two consecutive TS1 Ordered Sets must be stored for use during Phase 3, if the Downstream Port wants to adjust the Upstream Port’s Transmitter coefficients.

• Next state is[Recovery.RcvrLock](#bookmark261)if all configured Lanes receive two consecutive TS1 Ordered Setswith EC=01b, [perform\_equalization\_for\_loopback](#bookmark345)is 0band the Downstream Port does not want to execute Phase 2 and

Phase 3.

。 If the data rate is 8.0 GT/s, The Equalization 8.0 GT/s Phase 1 Successful,Equalization 8.0 GT/s Phase 2 Successful,Equalization 8.0 GT/s Phase 3 Successful, and Equalization 8.0 GT/s Complete bits of the Link Status 2 Registerare set to 1b.

。 If the data rate is 16.0 GT/s, The Equalization 16.0 GT/s Phase 1 Successful,Equalization 16.0 GT/s

Phase 2 Successful,Equalization 16.0 GT/s Phase 3 Successful, and Equalization 16.0 GT/s Complete bits of the16.0 GT/s Status Registerare set to 1b.

。 If the data rate is 32.0 GT/s, The Equalization 32.0 GT/s Phase 1 Successful,Equalization 32.0 GT/s

Phase 2 Successful,Equalization 32.0 GT/s Phase 3 Successful, and Equalization 32.0 GT/s Complete bits of the32.0 GT/s Status Registerare set to 1b.

。 Note: A transition to[Recovery.RcvrLock](#bookmark261) might be used in the case where the Downstream Port determines that Phase 2 and Phase 3 are not needed based on the platform and channel

characteristics.

• Next state is[Loopback.Entry](#bookmark346)if[perform\_equalization\_for\_loopback](#bookmark347)is 1band one of the following conditions is satisfied:

a. The Lane under test receives two consecutive TS1 Ordered Setswith EC=01band the Downstream Port does not want to execute Phase 2 and Phase 3.

b. A 24 ms timeout.

• Else, next state is[Recovery.Speed](#bookmark348)after a 24 ms timeout if[perform\_equalization\_for\_loopback](#bookmark349)is 0b. 。 successful\_speed\_negotiation is set to 0b

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 If the data rate is 8.0 GT/s,the Equalization 8.0 GT/s Complete bit of theLink Status 2 Register is set to 1b.

。 If the data rate is 16.0 GT/s,the Equalization 16.0 GT/s Complete bit of the16.0 GT/s Status Register is set to 1b.

。 If the data rate is 32.0 GT/s, the Equalization 32.0 GT/s Complete bit of the32.0 GT/s Status Register is set to 1b.

**4.2.6.4.2.1.2 Phase 2 of Transmitter Equalization**

• Transmitter sendsTS1 Ordered Setswith EC = 10band the coefficient settings, set on each Lane independently, as follows:

。 If two consecutive TS1 Ordered Setswith EC=10b have been received since entering Phase 2, or two consecutive TS1 Ordered Setswith EC=10band a preset or set of coefficients (as specified by the Use Preset bit) different than the last two consecutive TS1 Ordered Setswith EC=10b:

▪ If the preset or coefficients requested in the most recent two consecutive TS1 Ordered Sets are legal and supported (see Section 4.2.3):

▪ Change the transmitter settings to the requested preset or coefficients such that the new settings are effective at the Transmitter pins within 500 ns of when the

end of the second TS1 Ordered Set requesting the new setting was received at the Receiver pin. The change of Transmitter settings must not cause any illegal

voltage level or parameter at the Transmitter pin for more than 1 ns.

▪ In the transmitted TS1 Ordered Sets, the Transmitter Preset bits are set to the requested preset (for a preset request), the Pre-cursor, Cursor, and Post-cursor Coefficient fields are set to the Transmitter settings (for a preset or a coefficients request),and the Reject Coefficient Values bit bit is Clear.

▪ Else (the requested preset or coefficients are illegal or unsupported): Do not change the Transmitter settings used, but reflect the requested preset or coefficient values in the

transmitted TS1 Ordered Setsand set theReject Coefficient Values bit bit to 1b. 。 Else: the preset and coefficients currently being used by the Transmitter.

• Next phase is Phase 3 if all configured Lanes receive two consecutive TS1 Ordered Setswith EC=11b.

。 If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Phase 2 Successful bit of the Link Status 2 Register is set to 1b.

。 If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Phase 2 Successful bit of the16.0 GT/s Status Register is set to 1b.

。 If the data rate is 32.0 GT/s and [perform\_equalization\_for\_loopback](#bookmark350)is 0b, the Equalization 32.0 GT/s Phase 2 Successful bit of the32.0 GT/s Status Registeris set to 1b.

• Next state is[Loopback.Entry](#bookmark351)after a 32 ms timeout with a tolerance of-0 ms and +4 ms if [perform\_equalization\_for\_loopback](#bookmark352)is 1b.

• Else, next state is[Recovery.Speed](#bookmark353)after a 32 ms timeout with a tolerance of-0 ms and +4 ms 。 successful\_speed\_negotiation is set to 0b.

。 If the data rate is 8.0 GT/s,The Equalization 8.0 GT/s Complete bit of theLink Status 2 Register is set to 1b.

。 If the data rate is 16.0 GT/s,The Equalization 16.0 GT/s Complete bit of the16.0 GT/s Status Register is set to 1b.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 If the data rate is 32.0 GT/s, The Equalization 32.0 GT/s Complete bit of the32.0 GT/s Status Registeris set to 1b.

**4.2.6.4.2.1.3 Phase 3 of Transmitter Equalization**

• Transmitter sendsTS1 Ordered Setswith EC = 11b

• The Port must evaluate and arrive at the optimal settings independently on each Lane. When

[perform\_equalization\_for\_loopback](#bookmark354)is 1b, the equalization procedure is only performed on the Lane under

test. To evaluate a new preset or coefficient setting that is legal, as per the rules in Section 4.2.3and Chapter 8 :

。 Request a new preset by setting the Transmitter Preset bits to the desired value and set theUse Preset bit to 1b. Or, request a new set of coefficients by setting the Pre-cursor, Cursor, and

Post-Cursor Coefficient fields to the desired values and set theUse Preset bit to 0b. Once a request is made, it must be continuously requested for at least 1 μs or until the evaluation of the request is

completed, whichever is later.

。 Wait for the required time (500 ns plus the roundtrip delay including the logic delays through the

Downstream Port) to ensure that, if accepted, the Upstream Port is transmitting using the requested settings. Obtain Block Alignment and then evaluate the incoming Ordered Sets. Note: The

Downstream Port may simply ignore anything it receives during this waiting period as the incoming bit stream may be illegal during the transition to the requested settings. Hence the requirement to validate Block Alignment after this waiting period. If Block Alignment cannot be obtained after an

implementation specific amount of time (in addition to the required waiting period specified above) it is recommended to proceed to perform receiver evaluation on the incoming bit stream regardless.

。 If two consecutive TS1 Ordered Setsare received with theTransmitter Preset bits (for a preset

request) or the Pre-cursor, Cursor, and Post-Cursor fields (for a coefficients request) identical to what was requested and the Reject Coefficient Values bitis Clear, then the requested setting was accepted and, depending on the results of receiver evaluation, can be considered as a candidate final setting.

。 If two consecutive TS1 Ordered Setsare received with theTransmitter Preset bits (for a preset

request) or the Pre-cursor, Cursor, and Post-Cursor fields (for a coefficients request) identical to what was requested and the Reject Coefficient Values bitis Set, then the requested setting was rejected and must not be considered as a candidate final setting.

。 If, after an implementation specific amount of time following the start of receiver evaluation, no

consecutive TS1swith theTransmitter Preset bits (for a preset request) or the Pre-Cursor, Cursor, and Post-Cursor fields (for a coefficients request) identical to what was requested are received, then the requested setting must not be considered as a candidate final setting.

。 The Downstream Port is responsible for setting the Reset EIEOS Interval Count bit in the TS1 Ordered Setsit transmits according to its evaluation criteria and requirements. The Use Preset bit of the

receivedTS1 Ordered Sets must not be used to determine whether a request is accepted or rejected.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Reset EIEOS and Coefficient/Preset Requests

A Port may set Reset EIEOS Interval Count to 1b when it wants a longer PRBS pattern and subsequently clear it when it needs to obtain Block Alignment.

All TS1 Ordered Setstransmitted in this Phase are requests. The first request maybe a new preset or a new coefficient request or a request to maintain the current link partner

transmitter settings by reflecting the settings received in the two consecutive TS1 Ordered Setswith EC=11b that cause the transition to Phase 3.



。 The total amount of time spent per preset or coefficients request from transmission of the request to the completion of the evaluation must be less than 2 ms. Implementations that need a longer

evaluation time at the final stage of optimization may continue requesting the same preset or

coefficient setting beyond the 2 ms limit but must adhere to the 24 ms timeout in this Phase and

must not take this exception more than two times. If the requester is unable to receive Ordered Sets within the timeout period, it may assume that the requested setting does not work in that Lane.

。 All new preset or coefficient settings must be presented on all configured Lanes simultaneously. Any given Lane is permitted to continue to transmit the current preset or coefficients as its new value if it does not want to change the setting at that time.

• Next state is[Loopback.Entry](#bookmark355)if the data rate of operation is 32.0 GT/s,[perform\_equalization\_for\_loopback](#bookmark356)is 1b and one of the following conditions is satisfied:

a. The Lane under test is operating at its optimal setting and all Lanes receive two consecutive TS1 Ordered Setswith the Retimer Equalization Extend bit set to 0b are received.

b. A 24 ms timeout with a tolerance of-0 ms and +2 ms.

• Next state is[Recovery.RcvrLock](#bookmark261)if[perform\_equalization\_for\_loopback](#bookmark357)is 0b, all configured Lanes are operating at their optimal setting and either the the data rate of operation is 8.0 GT/s or all Lanes receive two consecutive TS1 Ordered Setswith the Retimer Equalization Extend bit set to 0b.

。 If the data rate of operation is 8.0 GT/s: The Equalization 8.0 GT/s Phase 3 Successfuland Equalization 8.0 GT/s Complete bits of the Link Status 2 Registerare set to 1b.

。 If the data rate of operation is 16.0 GT/s: The Equalization 16.0 GT/s Phase 3 Successfuland Equalization 16.0 GT/s Complete bits of the16.0 GT/s Status Registerare set to 1b.

。 If the data rate of operation is 32.0 GT/s: The Equalization 32.0 GT/s Phase 3 Successfuland

Equalization 32.0 GT/s Complete bits of the32.0 GT/s Status Registerare set to 1b.

• Else, next state is[Recovery.Speed](#bookmark358)after a timeout of 24 ms with a tolerance of-0 ms and +2 ms

。 successful\_speed\_negotiation is set to 0b

。 If the data rate of operation is 8.0 GT/s: The Equalization 8.0 GT/s Complete bit of the Link Status 2

Register is set to 1b.

。 If the data rate of operation is 16.0 GT/s: The Equalization 16.0 GT/s Complete bit of the16.0 GT/s

Status Register is set to 1b.

。 If the data rate of operation is 32.0 GT/s: The Equalization 32.0 GT/s Complete bit of the32.0 GT/s

Status Register is set to 1b.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**4.2.6.4.2.2 Upstream Lanes**

Upon entry to this substate:

• Current phase is Phase 0

。 If the data rate of operation is 8.0 GT/s:

▪ The Equalization 8.0 GT/s Phase 1 Successful,Equalization 8.0 GT/s Phase 2 Successful, Equalization 8.0 GT/s Phase 3 Successful,Link Equalization Request 8.0 GT/s, and

Equalization 8.0 GT/s Complete bits of the Link Status 2 Registerare all set to 0b

▪ The [equalization\_done\_8GT\_data\_rate](#bookmark173)variable is set to 1b 。 If the data rate of operation is 16.0 GT/s:

▪ The Equalization 16.0 GT/s Phase 1 Successful,Equalization 16.0 GT/s Phase 2 Successful, Equalization 16.0 GT/s Phase 3 Successful,Link Equalization Request 16.0 GT/s, and

Equalization 16.0 GT/s Complete bits of the16.0 GT/s Status Registerare all set to 0b

▪ The [equalization\_done\_16GT\_data\_rate](#bookmark173)variable is set to 1b 。 If the data rate of operation is 32.0 GT/s:

▪ The Equalization 32.0 GT/s Phase 1 Successful,Equalization 32.0 GT/s Phase 2 Successful, Equalization 32.0 GT/s Phase 3 Successful, Link Equalization Request 32.0 GT/s, and

Equalization 32.0 GT/s Complete bits of the32.0 GT/s Status Registerare all set to 0b

▪ The [equalization\_done\_32GT\_data\_rate](#bookmark173)variable is set to 1b

• The [start\_equalization\_w\_preset](#bookmark359)variable is set to 0b.

**4.2.6.4.2.2.1 Phase 0 of Transmitter Equalization**

• If[Recovery.Equalization](#bookmark296)was entered from [Loopback.Entry,](#bookmark360) transmitter sendsTS1 Ordered Setswith the EC

field set to 00b, the Transmitter Preset bits of the Lane is set to the value being used, and the Pre-cursor

Coefficient, Cursor Coefficient, and Post-cursor Coefficient fields set to values corresponding to the Transmitter Preset bits. The Transmitter preset settings for the Lane under test must be chosen as follows:

。 IfEQ TS1 Ordered Setsdirected the device from [Configuration.Linkwidth.Start](#bookmark28)to[Loopback.Entry,](#bookmark361) the Transmitter preset value specified in the Preset field of the EQ TS1 Ordered Sets must be used.

。 If standardTS1 Ordered Setsdirected the device from [Configuration.Linkwidth.Start](#bookmark28)to

[Loopback.Entry,](#bookmark362) an implementation specific method must be used to choose a supported Transmitter preset value for use.

• If the current data rate of operation is 8.0 GT/s, transmitter sendsTS1 Ordered Sets using the Transmitter

settings specified by the Transmitter Preset bits received in theEQ TS2 Ordered Setsduring the most recent transition to 8.0 GT/s data rate from 2.5 GT/s or 5.0 GT/s data rate.

If the current data rate of operation is 16.0 GT/s, transmitter sendsTS1 Ordered Sets using the 16.0 GT/s

Transmitter settings specified by the Transmitter Preset bits received in the 128b/130bEQ TS2 Ordered Sets during the most recent transition to 16.0 GT/s data rate from 8.0 GT/s data rate.

If the current data rate of operation is 32.0 GT/s and [perform\_equalization\_for\_loopback](#bookmark363)is 0b, transmitter

sends TS1 Ordered Sets using the 32.0 GT/s Transmitter settings specified by the Transmitter Preset bits

received in the appropriateTS2 Ordered Setsduring the most recent transition to the 32.0 GT/sdata rate (EQ TS2 if equalization bypass was negotiated, 128b/130bEQTS2 Ordered Sets if the most recent transition to the 32.0 GT/s data rate was from the 16.0 GT/sdata rate).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Lanes that received a Reserved or unsupported Transmitter preset value must use an implementation specific method to choose a supported Transmitter Preset for use. Any reference toTransmitter Preset bits received in EQ TS2 Ordered Setsor 16.0 GT/s or higher data rateTransmitter Preset bits in 128b/130bEQ TS2 Ordered Sets (depending on the Data Rate) for the remainder of the[Recovery.Equalization](#bookmark296)state is in reference to the presets determined above. In the TS1 Ordered Sets, the EC field is set to 00b, the Transmitter Preset bits of each Lane is set to the value it received in the Transmitter Preset bits ofEQ TS2 Ordered Setsor 16.0 GT/s or higher data rate Transmitter Preset bits of 128b/130bEQ TS2 Ordered Sets, and the Pre-cursor Coefficient, Cursor Coefficient, and Post-cursor Coefficient fields are set to values corresponding to the Transmitter Preset bits.

。 Lanes that received a Reserved or unsupported Transmitter Preset in the EQ TS2 Ordered Setsor

128b/130bEQTS2 Ordered Sets(depending on the Data Rate): In the TS1 Ordered Sets, the

Transmitter Preset bits are set to the received Transmitter Preset, the Reject Coefficient Values bit bit is Set and the Coefficient fields are set to values corresponding to the implementation-specific

Transmitter Preset chosen by the Lane.70

。 Lanes that did not receive EQ TS2 Ordered Setsor 128b/130bEQTS2 Ordered Sets(depending on the

Data Rate): In the TS1 Ordered Sets, the Transmitter Preset bits are set to the implementation-specific

Transmitter Preset chosen by the Lane, the Reject Coefficient Values bit bit is Clear, and the

Coefficient fields are set to values corresponding to the same implementation-specific Transmitter

Preset chosen by the Lane and advertised in the Transmitter Preset bits.[71](#bookmark364)

• The Upstream Port is permitted to wait for up to 500 ns after entering Phase 0 before evaluating receiver

information for TS1 Ordered Sets if it needs the time to stabilize its Receiver logic.

• Next phase is Phase 1 if all the configured Lanes receive two consecutive TS1 Ordered Setswith EC=01b.

。 The Receiver must complete its bit lock process and then recognize Ordered Sets within 2 ms after receiving the first bit of the first valid Ordered Set on its Receiver pin.

。 The LF and FS values received in the two consecutive TS1 Ordered Sets must be stored for use during Phase 2 if the Upstream Port wants to adjust the Downstream Port’s Transmitter coefficients.

• Next state is[Loopback.Entry](#bookmark365)after a 12 ms timeout if[perform\_equalization\_for\_loopback](#bookmark366)is 1b.

• Else, next state is[Recovery.Speed](#bookmark367)after a 12 ms timeout. 。 successful\_speed\_negotiation is set to 0b

。 If the data rate is 8.0 GT/s,the Equalization 8.0 GT/s Complete bit of theLink Status 2 Register is set to 1b.

。 If the data rate is 16.0 GT/s,the Equalization 16.0 GT/s Complete bit of the16.0 GT/s Status Register is set to 1b.

。 If the data rate is 32.0 GT/s, the Equalization 32.0 GT/s Complete bit of the32.0 GT/s Status Register is set to 1b.

**4.2.6.4.2.2.2 Phase 1 of Transmitter Equalization**

• Transmitter sendsTS1 Ordered Setsusing the Transmitter settings determined in Phase 0. In the TS1 Ordered Sets, the EC field is set to 01b, and the FS, LF, and Post-cursor Coefficient fields of each Lane are set to values corresponding to the Lane’s current Transmitter settings.

• Next phase is Phase 2 if all configured Lanes receive two consecutive TS1 Ordered Setswith EC=10b 。 If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Phase 1 Successful bit of the Link Status 2

Registerare set to 1b.



70. An earlier version of this specification permitted theReject Coefficient Values bit bit to be clear for this case. This is not recommended, but is permitted.

71. An earlier version of this specification permitted theTransmitter Preset bits to be undefined and theReject Coefficient Values bitto be clear for this case. This is not recommended, but is permitted

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Phase 1 Successful bit of the16.0 GT/s Status Register is set to 1b.

。 If the data rate is 32.0 GT/s and [perform\_equalization\_for\_loopback](#bookmark368)is 0b, the Equalization 32.0 GT/s Phase 1 Successful bit of the32.0 GT/s Status Register is set to 1b.

• Next state is[Loopback.Entry](#bookmark369)if[perform\_equalization\_for\_loopback](#bookmark370)is 1band one of the following conditions is satisfied:

a. The Lane under test receives eight consecutive TS1 Ordered Setswith EC=00b.

b. A 12 ms timeout.

• Next state is[Recovery.RcvrLock](#bookmark261)if all configured Lanes receive eight consecutive TS1 Ordered Setswith EC=00b and [perform\_equalization\_for\_loopback](#bookmark371)is 0b.

。 If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Phase 1 Successfuland Equalization 8.0 GT/s Complete bits of the Link Status 2 Registerare set to 1b

。 If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Phase 1 Successfuland Equalization 16.0 GT/s Complete bits of the16.0 GT/s Status Registerare set to 1b.

。 If the data rate is 32.0 GT/s, the Equalization 32.0 GT/s Phase 1 Successfuland Equalization 32.0 GT/s Complete bits of the32.0 GT/s Status Registerare set to 1b.

• Else, next state is[Recovery.Speed](#bookmark372)after a 12 ms timeout if[perform\_equalization\_for\_loopback](#bookmark373)is 0b 。 successful\_speed\_negotiation is set to 0b

。 If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Complete bit of the Link Status 2 Registerfor the current data rate of operation is set to 1b.

。 If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Complete bit of the16.0 GT/s Status Register is set to 1b.

。 If the data rate is 32.0 GT/s, the Equalization 32.0 GT/s Complete bit of the32.0 GT/s Status Register is set to 1b.

**4.2.6.4.2.2.3 Phase 2 of Transmitter Equalization**

• Transmitter sendsTS1 Ordered Setswith EC = 10b

• The Port must evaluate and arrive at the optimal settings independently on each Lane. When

[perform\_equalization\_for\_loopback](#bookmark374)is 1b, the equalization procedure is only performed on the Lane under

test. To evaluate a new preset or coefficient setting that is legal, as per the rules in Section 4.2.3and Chapter 8 :

。 Request a new preset by setting the Transmitter Preset bits to the desired value and set theUse

Preset bit to 1b. Or, request a new set of coefficients by setting the Pre-cursor, Cursor, and Post-cursor Coefficient fields to the desired values and set theUse Preset bit to 0b. Once a request is made, it

must be continuously requested for at least 1 μs or until the evaluation of the request is completed, whichever is later.

。 Wait for the required time (500 ns plus the roundtrip delay including the logic delays through the

Upstream Port) to ensure that, if accepted, the Downstream Port is transmitting using the requested settings. Obtain Block Alignment and then evaluate the incoming Ordered Sets. Note: The Upstream Port may simply ignore anything it receives during this waiting period as the incoming bit stream

may be illegal during the transition to the requested settings. Hence the requirement to validate

Block Alignment after this waiting period. If Block Alignment cannot be obtained after an

implementation specific amount of time (in addition to the required waiting period specified above) it is recommended to proceed to perform receiver evaluation on the incoming bit stream regardless.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 If two consecutive TS1 Ordered Setsare received with theTransmitter Preset bits (for a preset

request) or the Pre-cursor, Cursor, and Post-Cursor fields (for a coefficients request) identical to what was requested and the Reject Coefficient Values bit bit is Clear, then the requested setting was

accepted and and, depending on the results of receiver evaluation, can be considered as a candidate final setting..

。 If two consecutive TS1 Ordered Setsare received with theTransmitter Preset bits (for a preset

request) or the Pre-Cursor, Cursor, and Post-Cursor fields (for a coefficients request) identical to what was requested and the Reject Coefficient Values bit bit is Set, then the requested setting was rejected and must not be considered as a candidate final setting.

。 If, after an implementation specific amount of time following the start of receiver evaluation, no

consecutive TS1swith theTransmitter Preset bits (for a preset request) or the Pre-Cursor, Cursor, and Post-Cursor fields (for a coefficients request) identical to what was requested are received, then the requested setting must not be considered as a candidate final setting.

。 The Upstream Port is responsible for setting the Reset EIEOS Interval Count bit in the TS1 Ordered Setsit transmits according to its evaluation criteria and requirements. The Use Preset bit of the

receivedTS1 Ordered Sets must not be used to determine whether a request is accepted or rejected.

**IMPLEMENTATION NOTE**

Reset EIEOS and Coefficient/Preset Requests

A Port may set Reset EIEOS Interval Count to 1b when it wants a longer PRBS pattern and subsequently clear it when it needs to obtain Block Alignment.

All TS1 Ordered Setstransmitted in this Phase are requests. The first request maybe a new preset or a new coefficient request or a request to maintain the current link partner

transmitter settings by reflecting the settings received in the two consecutive TS1 Ordered Setswith EC=10b that cause the transition to Phase 2.



。 The total amount of time spent per preset or coefficients request from transmission of the request to the completion of the evaluation must be less than 2 ms. Implementations that need a longer

evaluation time at the final stage of optimization may continue requesting the same setting beyond the 2 ms limit but must adhere to the 24 ms timeout in this Phase and must not take this exception more than two times. If the requester is unable to receive Ordered Sets within the timeout period, it may assume that the requested setting does not work in that Lane.

。 All new preset or coefficient settings must be presented on all configured Lanes simultaneously. Any given Lane is permitted to continue to transmit the current preset or coefficients as its new value if it does not want to change the setting at that time.

• If[perform\_equalization\_for\_loopback](#bookmark375)is 1band the Lane under test is operating at its optimal setting and two consecutive TS1 Ordered Setswith the Retimer Equalization Extend bit set to 0b are received, next phase is

Phase 3.

• If[perform\_equalization\_for\_loopback](#bookmark376)is 0band all configured Lanes are operating at their optimal settings and either the the data rate of operation is 8.0 GT/s or all Lanes receive two consecutive TS1 Ordered Setswith the Retimer Equalization Extend bit set to 0b, next phase is Phase 3

。 If the data rate of operation is 8.0 GT/s: The Equalization 8.0 GT/s Phase 2 Successful bit of the Link Status 2 Registerare set to 1b.

。 If the data rate of operation is 16.0 GT/s: The Equalization 16.0 GT/s Phase 2 Successful bit of the 16.0 GT/s Status Register is set to 1b.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 If the data rate of operation is 32.0 GT/s: The Equalization 32.0 GT/s Phase 2 Successful bit of the 32.0 GT/s Status Register is set to 1b.

• Next state is[Loopback.Entry](#bookmark377)after a timeout of 24 ms with a tolerance of-0 ms and +2 ms if [perform\_equalization\_for\_loopback](#bookmark378)is 1b.

• Else, next state is[Recovery.Speed](#bookmark379)after a timeout of 24 ms with a tolerance of-0 ms and +2 ms 。 successful\_speed\_negotiation is set to 0b

。 If the data rate of operation is 8.0 GT/s: The Equalization 8.0 GT/s Complete bit of the Link Status 2 Register is set to 1b.

。 If the data rate of operation is 16.0 GT/s: The Equalization 16.0 GT/s Complete bit of the16.0 GT/s Status Register is set to 1b.

。 If the data rate of operation is 32.0 GT/s: The Equalization 32.0 GT/s Complete bit of the32.0 GT/s Status Register is set to 1b

**4.2.6.4.2.2.4 Phase 3 of Transmitter Equalization**

• Transmitter sendsTS1 Ordered Setswith EC = 11band the coefficient settings, set on each configured Lane independently, as follows:

。 If two consecutive TS1 Ordered Setswith EC=11b have been received since entering Phase 3, or two consecutive TS1 Ordered Setswith EC=11band a preset or set of coefficients (as specified by the Use Preset bit) different than the last two consecutive TS1 Ordered Setswith EC=11b:

▪ If the preset or coefficients requested in the most recent two consecutive TS Ordered Sets are legal and supported (seeSection 4.2.3and Chapter 8):

▪ Change the transmitter settings to the requested preset or coefficients such that the new settings are effective at the Transmitter pins within 500 ns of when the

end of the second TS1 Ordered Set requesting the new setting was received at the Receiver pin. The change of Transmitter settings must not cause any illegal

voltage level or parameter at the Transmitter pin for more than 1 ns.

▪ In the transmitted TS1 Ordered Sets, the Transmitter Preset bits are set to the requested preset (for a preset request), the Pre-cursor, Cursor, and Post-cursor Coefficient fields are set to the Transmitter settings (for a preset or a coefficients request),and the Reject Coefficient Values bit bit is Clear.

▪ Else (the requested preset or coefficients are illegal or unsupported): Do not change the Transmitter settings used, but reflect the requested preset or coefficient values in the transmitted TS1 Ordered Setsand set theReject Coefficient Values bit bit to 1b.

。 Else: the preset and coefficients currently being used by the Transmitter.

▪ The Transmitter preset value initially transmitted on entry to Phase 3 can be the

Transmitter preset value transmitted in Phase 0 for the same Data Rate or the Transmitter preset setting currently being used by the Transmitter.

• Next state is[Loopback.Entry](#bookmark380)if[perform\_equalization\_for\_loopback](#bookmark381)is 1band one of the following conditions is satisfied:

a. The Lane under test receives two consective TS1 Ordered Setswith EC=00b.

b. A timeout of 32 ms with a tolerance of-0 ms and +4 ms.

• Next state is[Recovery.RcvrLock](#bookmark261)if all configured Lanes receive two consecutive TS1 Ordered Setswith EC=00b.

。 If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Phase 3 Successfuland Equalization 8.0 GT/s Complete bits of the Link Status 2 Registerare set to 1b.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Phase 3 Successfuland Equalization 16.0 GT/s Complete bits of the16.0 GT/s Status Registerare set to 1b.

。 If the data rate is 32.0 GT/s, the Equalization 32.0 GT/s Phase 3 Successfuland Equalization 32.0 GT/s Complete bits of the32.0 GT/s Status Registerare set to 1b.

• Else, next state is[Recovery.Speed](#bookmark382)after a timeout of 32 ms with a tolerance of-0 ms and +4 ms 。 successful\_speed\_negotiation is set to 0b

。 If the data rate is 8.0 GT/s,the Equalization 8.0 GT/s Complete bit of theLink Status 2 Register is set to 1b.

。 If the data rate is 16.0 GT/s,the Equalization 16.0 GT/s Complete bit of the16.0 GT/s Status Register is set to 1b.

。 If the data rate is 32.0 GT/s, the Equalization 32.0 GT/s Complete bit of the32.0 GT/s Status Register is set to 1b.

**4.2.6.4.3 Recovery.Speed**

• The Transmitter enters Electrical Idle and stays there until the Receiver Lanes have entered Electrical Idle, and then additionally remains there for at least 800 ns on a successful speed negotiation (i.e.,

successful\_speed\_negotiation = 1b) or at least 6 μs on an unsuccessful speed negotiation (i.e.,

successful\_speed\_negotiation = 0b), but stays there no longer than an additional 1 ms. The frequency of

operation is permitted to be changed to the new data rate only after the Receiver Lanes have entered Electrical Idle. If the negotiated data rate is 5.0 GT/s, and if operating in full swing mode, -6 dB de-emphasis level must be selected for operation if the [select\_deemphasis](#bookmark172)variable is 0band -3.5 dB de-emphasis level must be selected for operation if the [select\_deemphasis](#bookmark172)variable is 1b. Note that if the link is already operating at the highest

data rate supported by both Ports,[Recovery.Speed](#bookmark382)is executed but the data rate is not changed.

An EIOSQ must be sent prior to entering Electrical Idle.

The DC common mode voltage is not required to be within specification.

An Electrical Idle condition exists on the Lanes if an EIOS is received on any of the configured Lanes or Electrical Idle is detected/inferred as described in [Section 4.2.4.4 .](#bookmark32)

。 On entry to this substate following a successful speed negotiation (i.e., successful\_speed\_negotiation = 1b), an Electrical Idle condition may be inferred on the Receiver Lanes if a TS1or TS2 Ordered Set has not been received in any configured Lane in a time interval specified in [Table 4-16](#bookmark33). (This covers the case where the Link is operational and both sides have successfully received TS Ordered Sets.

Hence, a lack of a TS1or TS2 Ordered Set in the specified interval can be interpreted as entry to Electrical Idle.)

。 Else on entry to this substate following an unsuccessful speed negotiation (i.e.,

successful\_speed\_negotiation = 0b) if an exit from Electrical Idle has not been detected at least once in any configured Lane in a time interval specified in [Table 4-16](#bookmark33). (This covers the case where at least one side is having trouble receiving TS Ordered Sets that was transmitted by the other agent, and

hence a lack of exit from Electrical Idle in a longer interval can be treated as equivalent to entry to Electrical Idle.)

• Next state is[Recovery.RcvrLock](#bookmark263)after the Transmitter Lanes are no longer required to be in Electrical Idle as described in the condition above.

。 If this substate has been entered from [Recovery.RcvrCfg](#bookmark383)following a successful speed change negotiation (i.e., successful\_speed\_negotiation = 1b), the new data rate is changed on all the configured Lanes to the highest common data rate advertised by both sides of the Link. The [changed\_speed\_recovery](#bookmark236)variable is set to 1b.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 Else if this substate is being entered for a second time since entering [Recovery](#bookmark245)from [L0](#bookmark384)or [L1](#bookmark385) (i.e., [changed\_speed\_recovery](#bookmark236)= 1b), the new data rate will be the data rate at which the LTSSM entered [Recovery](#bookmark245)from [L0](#bookmark386)or [L1](#bookmark387). The [changed\_speed\_recovery](#bookmark236)variable will be reset to 0b.

。 Else the new data rate will be 2.5 GT/s. The [changed\_speed\_recovery](#bookmark236)variable remains reset at 0b. Note: This represents the case where the frequency of operation in [L0](#bookmark388)was greater than 2.5 GT/s and one side could not operate at that frequency and timed out in [Recovery.RcvrLock](#bookmark263)the first time it

entered that substate from [L0](#bookmark389)or [L1.](#bookmark390)

• Next state is [Detect](#bookmark168)after a 48 ms timeout.

。 Note: This transition is not possible under normal conditions.

• The [directed\_speed\_change](#bookmark171)variable will be reset to 0b. The new data rate must be reflected in the Current Link Speedfield of the Link Status Register.

。 On a Link bandwidth change, if successful\_speed\_negotiation is set to 1band the Autonomous Change bit (bit 6 of Symbol 4) in the eight consecutive TS2 Ordered Sets received while in

[Recovery.RcvrCfg](#bookmark391)is set to 1b or the speed change was initiated by the Downstream Port for

autonomous reasons (non-reliability and not due to the setting of the Link Retrain bit), the Link Autonomous Bandwidth Status bit of the Link Status Registeris set to 1b.

。 Else: on a Link bandwidth change, the Link Bandwidth Management Status bit of the Link Status Register is set to 1b.

**4.2.6.4.4 Recovery.RcvrCfg**

Transmitter sendsTS2 Ordered Setson all configured Lanes using the same Link and Lane numbers that were set after leaving[Configuration](#bookmark212). The speed\_change bit (bit 7 of data rate identifier Symbol in TS2 Ordered Set) must be set to 1b if the [directed\_speed\_change](#bookmark171)variable is already set to 1b. The N\_FTS value in the transmitted TS2 Ordered Setsshould reflect the number at the current data rate.

The Downstream Port must transmit EQ TS2 Ordered Sets(TS2 Ordered Setswith Symbol 6 bit 7 set to 1b) on each

configured Lane with the Transmitter Preset and Receiver Preset Hint fields set to the values specified by the Upstream 8.0 GT/s Port Transmitter Preset and the Upstream 8.0 GT/s Port Receiver Preset Hint fields from the corresponding Lane Equalization Control Register Entry if all of the following conditions are satisfied:

a. The Downstream Port advertised 8.0 GT/s data rate support in [Recovery.RcvrLock](#bookmark263), and 8.0 GT/sdata rate

support has been advertised in the[Configuration.Complete](#bookmark228)or [Recovery.RcvrCfg](#bookmark391)substates by the Upstream Port since exiting the [Detect](#bookmark168)state, and eight consecutive TS1or TS2 Ordered Setswere received on any

configured Lane prior to entry to this substate with speed\_change bit set to 1b

b. The [equalization\_done\_8GT\_data\_rate](#bookmark173)variable is 0b or if the Perform Equalization bit in the Link Control 3 Registeris Set or if an implementation specific mechanism determined equalization needs to be performed, following procedures described in Section 4.2.3

c. The current data rate of operation is 2.5 GT/s or 5.0 GT/s

The Downstream Port must transmit EQ TS2 Ordered Sets(TS2 Ordered Setswith Symbol 6 bit 7 set to 1b) on each

configured Lane with the Transmitter Preset bits set to the values specified by the 32.0 GT/s Upstream Port Transmitter Preset bits from the corresponding32.0 GT/s Lane Equalization Control Register Entryand Receiver Preset Hint field set to 000b if all of the following conditions are satisfied:

a. The Downstream Port advertised 32.0 GT/s data rate support in [Recovery.RcvrLock](#bookmark263), and 32.0 GT/sdata rate support has been advertised in the[Configuration.Complete](#bookmark228)or [Recovery.RcvrCfg](#bookmark391)substates by the Upstream

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Port since exiting the [Detect](#bookmark164)state, and eight consecutive TS1or TS2 Ordered Setswere received on any configured Lane prior to entry to this substate with speed\_change bit set to 1b

b. The [equalization\_done\_32GT\_data\_rate](#bookmark173)variable is 0b or if the Perform Equalization bit in the Link Control 3 Registeris Set or if an implementation specific mechanism determined equalization needs to be performed, following procedures described in Section 4.2.3

c. The [equalization\_done\_8GT\_data\_rate](#bookmark173)and [equalization\_done\_16GT\_data\_rate](#bookmark173)variables are 1b each

d. Equalization bypass to highest data rate was negotiated between the components during [Configuration](#bookmark204)state

e. The current data rate of operation is 2.5 GT/s or 5.0 GT/s

The Downstream Port must transmit 128b/130bEQTS2 Ordered Sets(TS2 Ordered Setswith Symbol 7 bit 7 set to 1b) on each configured Lane with the Transmitter Preset bits set to the values specified by the 16.0 GT/sUpstream Port

Transmitter Preset bits from the corresponding16.0 GT/s Lane Equalization Control Register Entryif all of the following conditions are satisfied:

a. The Downstream Port advertised 16.0 GT/s data rate support in [Recovery.RcvrLock,](#bookmark261) and 16.0 GT/sdata rate support has been advertised in the[Configuration.Complete](#bookmark225)or [Recovery.RcvrCfg](#bookmark343)substates by the Upstream Port since exiting the [Detect](#bookmark164)state, and eight consecutive TS1or TS2 Ordered Setswere received on any

configured Lane prior to entry to this substate with speed\_change bit set to 1b

b. The [equalization\_done\_16GT\_data\_rate](#bookmark173)variable is 0b or if the Perform Equalization bit in the Link Control 3 Registeris set or an implementation specific mechanism determined equalization needs to be performed, following procedures described in Section 4.2.3

c. The current data rate of operation is 8.0 GT/s

The Downstream Port must transmit 128b/130bEQTS2 Ordered Sets(TS2 Ordered Setswith Symbol 7 bit 7 set to 1b) on each configured Lane with the Transmitter Preset bits set to the values specified by the 32.0 GT/sUpstream Port

Transmitter Preset bits from the corresponding32.0 GT/s Lane Equalization Control Register Entryif all of the following conditions are satisfied:

a. The Downstream Port advertised 32.0 GT/s data rate support in [Recovery.RcvrLock](#bookmark261), and 32.0 GT/sdata rate support has been advertised in the[Configuration.Complete](#bookmark225)or [Recovery.RcvrCfg](#bookmark343)substates by the Upstream Port since exiting the [Detect](#bookmark164)state, and eight consecutive TS1or TS2 Ordered Setswere received on any

configured Lane prior to entry to this substate with speed\_change bit set to 1b

b. The [equalization\_done\_32GT\_data\_rate](#bookmark173)variable is 0b or the Perform Equalization bit in the Link Control 3 Registeris set or an implementation specific mechanism determined equalization needs to be performed, following procedures described in Section 4.2.3

c. The current data rate of operation is 16.0 GT/s

The Upstream Port is permitted to transmit 128b/130bEQTS2 Ordered Setswith the 16.0 GT/s Transmitter Preset bits set to implementation specific values if all of the following conditions are satisfied:

a. The Upstream Port advertised 16.0 GT/s data rate support in [Recovery.RcvrLock,](#bookmark261) and 16.0 GT/sdata rate

support has been advertised in the[Configuration.Complete](#bookmark225)or [Recovery.RcvrCfg](#bookmark343)substates by the Downstream Port since exiting the [Detect](#bookmark164)state, and eight consecutive TS1or TS2 Ordered Setswere received on any

configured Lane prior to entry to this substate with speed\_change bit set to 1b

b. The [equalization\_done\_16GT\_data\_rate](#bookmark173)variable is 0b or if directed by an implementation specific mechanism, following procedures described in Section 4.2.3

c. The current data rate of operation is 8.0 GT/s

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

The Upstream Port that intends to bypass equalization to the highest data rate of 32.0 GT/s or higher must transmit 8b/ 10b EQTS2 Ordered Sets with the 32.0 GT/s Transmitter Preset bits set to implementation specific values if all of the

following conditions are satisfied:

a. The equalization bypass to the highest data rate was negotiated during the Configuration state

b. Either the Upstream Port requires precoding, or the Upstream Port intends to provide the Downstream Port's starting 32.0 GT/s Transmitter Preset for equalization

c. The Upstream Port advertised 32.0 GT/s data rate support in [Recovery.RcvrLock](#bookmark263), and 32.0 GT/sdata rate

support has been advertised in the Configuration.Complete or Recovery.RcvrCfg substates by the Downstream Port since exiting the Detect state, and eight consecutive TS1 or TS2 Ordered Sets were received on any

configured Lane prior to entry to this substate with speed\_change bit set to 1b

d. The [equalization\_done\_32GT\_data\_rate](#bookmark173)variable is 0b or if directed by an implementation specific mechanism, following procedures described in Section 4.2.3

e. The current data rate of operation is 2.5 GT/s or 5.0 GT/s

The Upstream Port is permitted to transmit 128b/130bEQTS2 Ordered Setswith the 32.0 GT/s Transmitter Preset bits set to implementation specific values if all of the following conditions are satisfied:

a. The Upstream Port advertised 32.0 GT/s data rate support in [Recovery.RcvrLock](#bookmark263), and 32.0 GT/sdata rate

support has been advertised in the[Configuration.Complete](#bookmark228)or [Recovery.RcvrCfg](#bookmark391)substates by the Downstream Port since exiting the [Detect](#bookmark168)state, and eight consecutive TS1or TS2 Ordered Setswere received on any

configured Lane prior to entry to this substate with speed\_change bit set to 1b

b. The [equalization\_done\_32GT\_data\_rate](#bookmark173)variable is 0b or if directed

c. The current data rate of operation is 16.0 GT/s

When using 128b/130b encoding, Upstream and Downstream Ports use the Request Equalization, Equalization Request Data Rate, and Quiesce Guarantee bits of their transmitted TS2 Ordered Setsto communicate equalization requests as described in Section 4.2.3 . When not requesting equalization, the Request Equalization, Equalization Request Data Rate, and Quiesce Guarantee bits must be set to 0b.

The **start\_equalization w preset** variable is reset to 0b upon entry to this substate.

• On entry to this substate, a Downstream Port must set the[select\_deemphasis](#bookmark172)variable equal to the Selectable De-emphasis field in theLink Control 2 Registeror adopt some implementation specific mechanism to set the [select\_deemphasis](#bookmark172)variable, including using the value requested by the Upstream Port in the eight consecutive TS1 Ordered Setsit received. A Downstream Port advertising 5.0 GT/s data rate support must set the Selectable De-emphasis bit (Symbol 4 bit 6) of the TS2 Ordered Setsit transmits identical to the [select\_deemphasis](#bookmark172)

variable. An Upstream Port must set its Autonomous Change bit (Symbol 4 bit 6) to 1b in the TS2 Ordered Set if it intends to change the Link bandwidth for autonomous reasons.

。 For devices that support Link width upconfigure, it is recommended that the Electrical Idle detection circuitry be activated in the set of currently inactive Lanes in this substate, the[Recovery.Idle](#bookmark392)

substate, and[Configuration.Linkwidth.Start](#bookmark214)substates, if the[directed\_speed\_change](#bookmark171)variable is reset

to 0b. This is done so that during a Link upconfigure, the side that does not initiate the upconfiguration does not miss the first EIEOSQ sent by the initiator during the

[Configuration.Linkwidth.Start](#bookmark214)substate.

• Next state is[Recovery.Speed](#bookmark265) if all of the following conditions are true: 。 One of the following conditions is satisfied:

i. Eight consecutive TS2 Ordered Setsare received on any configured Lane with identical data rate identifiers, identical values in Symbol 6, and the speed\_change bit set to 1band eight

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

consecutive TS2 Ordered Setsare standardTS2 Ordered Setsif either 8b/10b or 128b/130b encoding is used

ii. Eight consecutive EQ TS2 or 128b/130bEQ TS2 Ordered Setsare received on all configured Lanes with identical data rate identifiers, identical value in Symbol 6,and the

speed\_change bit set to 1b

iii. Eight consecutive EQ TS2 or 128b/130bEQTS2 Ordered Setsare received on any configured Lane with identical data rate identifiers, identical value in Symbol 6, and the speed\_change bit set to 1band 1 ms has expired since the receipt of the eight consecutive EQ Ordered Sets on any configured Lane

。 Either the current data rate is greater than 2.5 GT/s or greater than 2.5 GT/s data rate identifiers are set both in the transmitted and the (eight consecutive) receivedTS2 Ordered Sets

。 For 8b/10b encoding, at least 32TS2 Ordered Sets, without being interrupted by any intervening

EIEOS, are transmitted with the speed\_change bit set to 1b after receiving one TS2 Ordered Set with the speed\_change bit set to 1b in the same configured Lane. For 128b/130b encoding, at least 128 TS2 Ordered Setsare transmitted with the speed\_change bit set to 1b after receiving one TS2

Ordered Set with the speed\_change bit set to 1b in the same configured Lane.

The data rate(s) advertised on the received eight consecutive TS2 Ordered Setswith the speed\_change bit set is noted as the data rate(s) that can be supported by the other Port. The Autonomous Change bit (Symbol 4 bit 6) in these received eight consecutive TS2 Ordered Setsis noted by the Downstream Port for possible logging in

the Link Status Registerin [Recovery.Speed](#bookmark379)substate. Upstream Ports must register the Selectable De-emphasis bit (bit 6 of Symbol 4) advertised in these eight consecutive TS2 Ordered Setsin the [select\_deemphasis](#bookmark172)

variable. The new speed to change to in [Recovery.Speed](#bookmark379)is the highest data rate that can be supported by both Ports on the Link. For an Upstream Port, if the current data rate of operation is 2.5 GT/s or 5.0 GT/sand these

eight consecutive TS2 Ordered SetsareEQ TS2 Ordered Setsadvertising 8.0 GT/s as the highest data rate

supported, it must set the[start\_equalization\_w\_preset](#bookmark359)variable to 1band update the Upstream Port 8.0 GT/s Transmitter Preset and Upstream Port 8.0 GT/s Receiver Preset Hint fields of theLane Equalization Control

Register Entrywith the values received in the eight consecutive EQ TS2 Ordered Setsfor the corresponding

Lane. For an Upstream Port, if the current data rate of operation is 2.5 GT/s or 5.0 GT/s and these eight

consecutive TS2 Ordered SetsareEQ TS2 Ordered Setsadvertising 32.0 GT/s as the highest data rate supported and equalization bypass to the highest data rate was negotiated between the components during the

[Configuration](#bookmark204)state, it must set the[start\_equalization\_w\_preset](#bookmark359)variable to 1band update the Upstream Port 32.0 GT/s Transmitter Presetfield of the32.0 GT/s Lane Equalization Control Register Entrywith the values

received in the eight consecutive EQ TS2 Ordered Setsfor the corresponding Lane. For an Upstream Port, if the current data rate of operation is 8.0 GT/s, 16.0 GT/s support is advertised by both ends, and these eight

consecutive TS2 Ordered Setsare 128b/130bEQTS2 Ordered Sets, it must set the[start\_equalization\_w\_preset](#bookmark359) variable to 1band update the Upstream Port 16.0 GT/s Transmitter Presetfield of the16.0 GT/s Lane

Equalization Control Register Entrywith the values received in the eight consecutive 128b/130bEQ TS2

Ordered Setsfor the corresponding Lane. For an Upstream Port, if the current data rate of operation is 16.0 GT/ s, 32.0 GT/s support is advertised by both ends, and these eight consecutive TS2 Ordered Setsare 128b/

130b EQTS2 Ordered Sets, it must set the[start\_equalization\_w\_preset](#bookmark359)variable to 1band update the Upstream Port 32.0 GT/s Transmitter Presetfield of the32.0 GT/s Lane Equalization Control Register Entrywith the values received in the eight consecutive 128b/130bEQTS2 Ordered Setsfor the corresponding Lane. Any configured Lanes which do not receive EQ TS2 or 128b/130bEQTS2 Ordered Sets meeting this criteria will use

implementation dependent preset values when first operating at 8.0 GT/s, 16.0 GT/s, or 32.0 GT/sprior to

performing link equalization. A Downstream Port must set the[start\_equalization\_w\_preset](#bookmark359)variable to 1b if any of the following are true:

。 the [equalization\_done\_8GT\_data\_rate](#bookmark173)variable is 0b

。 16.0 GT/s support is advertised by both ends and the [equalization\_done\_16GT\_data\_rate](#bookmark173)variable is 0b

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 32.0 GT/s support is advertised by both ends and the [equalization\_done\_32GT\_data\_rate](#bookmark173)variable is 0b

。 the Perform Equalization bit in Link Control 3 Register is Set

。 an implementation-specific mechanism determined that equalization needs to be performed, following procedures described in Section 4.2.3 .

A Downstream Port must record the 16.0 GT/s or 32.0 GT/s Transmitter Preset settings advertised in the eight

consecutive TS2 Ordered Sets received if they are 128b/130bEQ TS2 Ordered Sets, and 16.0 GT/s or 32.0 GT/s support is advertised by both ends. The variable successful\_speed\_negotiation is set to 1b. Note that if the Link is already operating at the highest data rate supported by both Ports,[Recovery.Speed](#bookmark379)is executed but the data rate is not changed. If 128b/130b encoding is used and the Request Equalization bit is Set in the eight

consecutive TS2 Ordered Sets, the Port must handle it as an equalization request as described in Section 4.2.3 .

• Next state is[Recovery.Idle](#bookmark393) if the following two conditions are both true:

。 Eight consecutive TS2 Ordered Setsare received on all configured Lanes with the same Link and Lane number that match what is being transmitted on those same Lanes with identical data rate identifiers within each Lane and one of the following two sub-conditions are true:

▪ the speed\_change bit is 0b in the received eight consecutive TS2 Ordered Sets

▪ current data rate is 2.5 GT/s and either no 5.0 GT/s, or higher, data rate identifiers are set in the received eight consecutive TS2 Ordered Sets, or no 5.0 GT/s, or higher, data rate

identifiers are being transmitted in the TS2 Ordered Sets

。 16TS2 Ordered Setsare sent after receiving one TS2 Ordered Set without being interrupted by any intervening EIEOS. The[changed\_speed\_recovery](#bookmark236)variable and the[directed\_speed\_change](#bookmark171)variable are reset to 0b on entry to[Recovery.Idle.](#bookmark394)

。 If the N\_FTS value was changed, the new value must be used for future [L0s](#bookmark395)states.

。 When using 8b/10b encoding, Lane-to-Lane de-skew must be completed before leaving

[Recovery.RcvrCfg.](#bookmark343)

。 The device must note the data rate identifier advertised on any configured Lane in the eight

consecutive TS2 Ordered Setsdescribed in this state transition. This will override any previously recorded value.

。 When using 128b/130b encoding and if the Request Equalization bit is Set in the eight consecutive TS2 Ordered Sets, the device must note it and follow the rules in Section 4.2.3 .

• Next state is[Configuration](#bookmark204)if eight consecutive TS1 Ordered Setsare received on any configured Lanes with Link or Lane numbers that do not match what is being transmitted on those same Lanes and 16TS2 Ordered Setsare sent after receiving one TS1 Ordered Set and one of the following two conditions apply:

。 the speed\_change bit is 0b on the receivedTS1 Ordered Sets

。 current data rate is 2.5 GT/s and either no 5.0 GT/s, or higher, data rate identifiers are set in the

received eight consecutive TS1 Ordered Sets, or no 5.0 GT/s, or higher, data rate identifiers are being transmitted in the TS2 Ordered Sets

The [changed\_speed\_recovery](#bookmark236)variable and the[directed\_speed\_change](#bookmark171)variable are reset to 0b if the LTSSM transitions to[Configuration.](#bookmark204)

。 If the N\_FTS value was changed, the new value must be used for future [L0s](#bookmark396)states.

• Next state is[Recovery.Speed](#bookmark379)if the speed of operation has changed to a mutually negotiated data rate since

entering [Recovery](#bookmark258)from [L0](#bookmark397)or [L1](#bookmark398) (i.e.,[changed\_speed\_recovery](#bookmark236)= 1b) and an EIOS has been detected or an

Electrical Idle condition has been inferred/detected on any of the configured Lanes and no configured Lane

received a TS2 Ordered Set since entering this substate ([Recovery.RcvrCfg)](#bookmark343). The new data rate to operate after leaving[Recovery.Speed](#bookmark379)will be reverted back to the speed of operation during entry to[Recovery](#bookmark258)from [L0](#bookmark399)or [L1.](#bookmark400)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

As described in [Section 4.2.4.4 ,](#bookmark32) an Electrical Idle condition may be inferred if a TS1or TS2 Ordered Set has not been received in a time interval specified in [Table 4-16 .](#bookmark33)

• Next state is[Recovery.Speed](#bookmark37)if the speed of operation has not changed to a mutually negotiated data rate since entering [Recovery](#bookmark229)from [L0](#bookmark401)or [L1](#bookmark402) (i.e.,[changed\_speed\_recovery](#bookmark236)= 0b) and the current speed of operation is

greater than 2.5 GT/sand an EIOS has been detected or an Electrical Idle condition has been detected/inferred on any of the configured Lanes and no configured Lane received a TS2 Ordered Set since entering this substate [(Recovery.RcvrCfg). The new da](#bookmark391)ta rate to operate after leaving[Recovery.Speed](#bookmark37)will be 2.5 GT/s.

As described in [Section 4.2.4.4 ,](#bookmark32) an Electrical Idle condition may be inferred if a TS1or TS2 Ordered Set has not been received in a time interval specified in [Table 4-16 .](#bookmark33)

Note: This transition implies that the other side was unable to achieve Symbol lock or Block alignment at the speed with which it was operating. Hence both sides will go back to the 2.5 GT/s speed of operation and neither device will attempt to change the speed again without exiting [Recovery](#bookmark229)state. It should also be noted that even though a speed change is involved here, the [changed\_speed\_recovery](#bookmark236)will be 0b.

• After a 48 ms timeout;

。 The next state is [Detect](#bookmark168) if the current data rate is 2.5 GT/s or 5.0 GT/s.

。 The next state is[Recovery.Idle](#bookmark403) if the [idle\_to\_rlock\_transitioned](#bookmark172)variable is less than FFh and the current data rate is 8.0 GT/s or higher.

i. The [changed\_speed\_recovery](#bookmark236)variable and the[directed\_speed\_change](#bookmark171)variable are reset

to 0b on entry to[Recovery.Idle.](#bookmark404) 。 Else the next state is [Detect.](#bookmark168)

**4.2.6.4.5 Recovery.Idle**

• Next state is Disabled if directed.

。 Note: “if directed” applies to a Downstream or optional crosslink Port that is instructed by a higher Layer to assert theDisable Link bit (TS1and TS2) on the Link.

• Next state is Hot Reset if directed.

。 Note: “if directed” applies to a Downstream or optional crosslink Port that is instructed by a higher Layer to assert theHot Reset bit (TS1and TS2) on the Link.

• Next state is [Configuration](#bookmark212) if directed.

。 Note: “if directed” applies to a Port that is instructed by a higher Layer to optionally re-configure the Link (i.e., different width Link).

• Next state is[Loopback](#bookmark406)if directed to this state, and the Transmitter is capable of being a [Loopback Master,](#bookmark137) which is determined by implementation specific means.

。 Note: “if directed” applies to a Port that is instructed by a higher Layer to assert the Loopback bit (TS1and TS2) on the Link.

• Next state is Disabled immediately after any configured Lane has the Disable Link bitasserted in two consecutively receivedTS1 Ordered Sets.

。 Note: This is behavior only applicable to Upstream and optional crosslink Ports.

• Next state is Hot Reset immediately after any configured Lane has the Hot Reset bitasserted in two consecutive TS1 Ordered Sets.

。 Note: This is behavior only applicable to Upstream and optional crosslink Ports.

• Next state is[Configuration](#bookmark212)if two consecutive TS1 Ordered Setsare received on any configured Lane with a Lane number set to PAD.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 Note: A Port that optionally transitions to[Configuration](#bookmark204)to change the Link [configuration](#bookmark204)is guaranteed to send Lane numbers set to PAD on all Lanes.

。 Note: It is recommended that the LTSSM initiate a Link width up/downsizing using this transition to reduce the time it takes to change the Link width.

• Next state is[Loopback](#bookmark407)if any configured Lane has the Loopback bitasserted in two consecutive TS1 Ordered Sets.

。 Note: The device receiving the Ordered Set with the Loopback bitset becomes the [Loopback Slave.](#bookmark134)

• When using 8b/10b encoding, the Transmitter sendsIdle data on all configured Lanes.

• When using 128b/130b encoding:

。 If the data rate is 8.0 GT/s, the Transmitter sends one [SDS Ordered Set](#bookmark59)on all configured Lanes to start a Data Stream and then sends Idle data Symbols on all configured Lanes. The first Idle data Symbol transmitted on Lane 0 is the first Symbol of the Data Stream.

。 If the data rate is 16.0 GT/s or higher, the Transmitter sends one Control [SKP Ordered Set](#bookmark408)followed

immediately by one [SDS Ordered Set](#bookmark59)on all configured Lanes to start a Data Stream and then sends Idle data Symbols on all configured Lanes. The first Idle data Symbol transmitted on Lane 0 is the first Symbol of the Data Stream.

。 If directed to other states, Idle Symbols do not have to be sent, and must not be sent with 128b/130b encoding, before transitioning to the other states (i.e., Disabled, Hot Reset,[Configuration,](#bookmark204) or

Loopback)

**IMPLEMENTATION NOTE**

EDS Usage

In 128b/130b encoding, on transition to[Configuration](#bookmark204)or [Loopback](#bookmark409)or Hot Reset or Disabled, an EDS must be sent if a Data Stream is active (i.e., an [SDS Ordered Set](#bookmark59) has been sent). It is possible that the side that is not initiating Link Upconfigure has already transmitted SDS and transmitting Data Stream (Logical IDL) when it receives the TS1 Ordered Sets. In that situation, it willsend EDS in the set of Lanes that are active before sending theTS1 Ordered Sets in [Configuration.](#bookmark204)



• When using 8b/10b encoding, next state is [L0](#bookmark410)if eight consecutive Symbol Times of Idle data are received on all configured Lanes and 16 Idle data Symbols are sent after receiving one Idle data Symbol.

。 If software has written a 1b to the Retrain Link bit in the Link Control Registersince the last transition to[L0](#bookmark411)from [Recovery](#bookmark258)or [Configuration,](#bookmark204) the Downstream Port must set theLink Bandwidth

Management Status bit of the Link Status Registerto 1b.

• When using 128b/130b encoding, next state is [L0](#bookmark412)if eight consecutive Symbol Times of Idle data are received on all configured Lanes, 16 Idle data Symbols are sent after receiving one Idle data Symbol, and this state was not entered by a timeout from [Recovery.RcvrCfg](#bookmark343)

。 The Idle data Symbols must be received in Data Blocks.

。 Lane-to-Lane de-skew must be completed before Data Stream processing starts.

。 If software has written a 1b to the Retrain Link bit in the Link Control Registersince the last transition to[L0](#bookmark413)from [Recovery](#bookmark258)or [Configuration,](#bookmark204) the Downstream Port must set theLink Bandwidth

Management Status bit of the Link Status Registerto 1b.

。 The [idle\_to\_rlock\_transitioned](#bookmark172)variable is reset to 00h on transition to[L0.](#bookmark414)

• Otherwise, after a 2 ms timeout:

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

◦ If the [idle\_to\_rlock\_transitioned](#bookmark172)variable is less than FFh, the next state is[Recovery.RcvrLock.](#bookmark263)

▪ If the data rate is 8.0 GT/s or higher, the [idle\_to\_rlock\_transitioned](#bookmark172)variable is incremented by 1b upon transitioning to[Recovery.RcvrLock.](#bookmark263)

▪ If the data rate is 5.0 GT/s (or, if supported in 2.5 GT/s), the [idle\_to\_rlock\_transitioned](#bookmark172) variable is set to FFh, upon transitioning to[Recovery.RcvrLock.](#bookmark263)

◦ Else the next state is Detect

Recovery Entry





Exit to

Configuration

|  |
| --- |
| Recovery.RcvrLock |

|  |
| --- |
| Recovery.Equalization |

|  |
| --- |
| Recovery.Speed |

|  |
| --- |
| Recovery.RcvrCfg |



Exit to Disabled

|  |
| --- |
| Recovery.Idle  Exit to Loopback |



Exit to Detect



Exit to L0



Exit to Hot Reset

A-0522A

Figure 4-30 [Recovery](#bookmark111)Substate Machine

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**4.2.6.5**](4.2.6.5) **L0**

This is the normal operational state.

• [LinkUp](#bookmark142)= 1b (status is set true).

◦ On receipt of an STP or SDP Symbol, the [idle\_to\_rlock\_transitioned](#bookmark172)variable is reset to 00h.

• Next state is[Recovery](#bookmark245) if either of the two conditions are satisfied (i) if directed to change speed

[(directed\_speed\_change](#bookmark171)variable = 1b) by a higher layer when both sides support greater than 2.5 GT/s speeds and the Link is in DL\_Active state, or (ii) if directed to change speed ([directed\_speed\_change](#bookmark171)variable = 1b) by a higher layer when both sides support 8.0 GT/s data rate to perform Transmitter Equalization at 8.0 GT/s data

rate. The[changed\_speed\_recovery](#bookmark236) bit is reset to 0b.

◦ For an Upstream Port, the [directed\_speed\_change](#bookmark171)variable must not be set to 1b if it has never recorded greater than 2.5 GT/s data rate support advertised in [Configuration.Complete](#bookmark233)or

[Recovery.RcvrCfg](#bookmark391)substates by the Downstream Port since exiting the [Detect](#bookmark168)state.

◦ For a Downstream Port, the [directed\_speed\_change](#bookmark171)variable must not be set to 1b if it has never recorded greater than 2.5 GT/s data rate support advertised in [Configuration.Complete](#bookmark228)or

[Recovery.RcvrCfg](#bookmark391)substates by the Upstream Port since exiting the [Detect](#bookmark168)state. If greater than 2.5 GT/ s data rate support has been noted, the Downstream Port must set the[directed\_speed\_change](#bookmark171)

variable to 1b if theRetrain Link bit of the Link Control Registeris set to 1band the Target Link Speed field in the Link Control 2 Registeris not equal to the current Link speed.

◦ A Port supporting greater than 2.5 GT/s data rates must participate in the speed change even if the Link is not in DL\_Active state if it is requested by the other side through the TS Ordered Sets.

• Next state is[Recovery](#bookmark229) if directed to change Link width.

◦ The upper layer must not direct a Port to increase the Link width if the other Port did not advertise the capability to upconfigure the Link width during the [Configuration](#bookmark212)state or if the Link is currently operating at the maximum possible width it negotiated on initial entry to the [L0](#bookmark401)state.

◦ Normally, the upper layer will not reduce width if[upconfigure\_capable](#bookmark171)is reset to 0b other than for reliability reasons, since the Link will not be able to go back to the original width if

[upconfigure\_capable](#bookmark171)is 0b. A Port must not initiate reducing the Link width for reasons other than reliability if theHardware Autonomous Width Disable bit in the Link Control Registeris set to 1b.

◦ The decision to initiate an increase or decrease in the Link width, as allowed by the specification, is implementation specific.

• Next state is[Recovery](#bookmark229)if a TS1or TS2 Ordered Set is received on any configured Lane or an EIEOS is received on any configured Lane in 128b/130b encoding.

• Next state is[Recovery](#bookmark229) if directed to this state. If Electrical Idle is detected/inferred on all Lanes without

receiving an EIOS on any Lane, the Port may transition to the[Recovery](#bookmark229)state or may remain in [L0.](#bookmark401) In the event that the Port is in [L0](#bookmark401)and the Electrical Idle condition occurs without receiving an EIOS, errors may occur and the Port may be directed to transition to[Recovery.](#bookmark229)

◦ As described in [Section 4.2.4.4 ,](#bookmark32) an Electrical Idle condition may be inferred on all Lanes under any one of the following conditions: (i) absence of a Flow Control Update DLLP in any window, (ii)

absence of a [SKP Ordered Set](#bookmark416)in any of the configured Lanes in any 128 μs window, or (iii) absence of either a Flow Control Update DLLP or a[SKP Ordered Set](#bookmark417)in any of the configured Lanes in any 128 μs window.

◦ Note: “if directed” applies to a Port that is instructed by a higher Layer to transition to[Recovery](#bookmark229) including the Retrain Link bit in the Link Control Register being set.

◦ The Transmitter may complete any TLP or DLLP in progress.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• Next state is[L0s](#bookmark418)for only the Transmitter if directed to this state and the Transmitter implements [L0s.](#bookmark419) See [Section 4.2.6.6.2 .](#bookmark420)

◦ Note: “if directed” applies to a Port that is instructed by a higher Layer to initiate[L0s](#bookmark421) (see Section 5.4.1.1.1 ).

◦ Note: This is a point where the TX and RX may diverge into different LTSSM states.

• Next state is[L0s](#bookmark422)for only the Receiver if an EIOS is received on any Lane, the Receiver implements [L0s,](#bookmark423) and the Port is not directed to[L1](#bookmark424)or [L2](#bookmark425)states by any higher layers. See [Section 4.2.6.6.1 .](#bookmark426)

◦ Note: This is a point where the TX and RX may diverge into different LTSSM states.

• Next state is[Recovery](#bookmark57)if an EIOS is received on any Lane, the Receiver does not implement [L0s,](#bookmark427) and the Port is not directed to[L1](#bookmark428)or [L2](#bookmark429)states by any higher layers. See [Section 4.2.6.6.1 .](#bookmark430)

• Next state is [L1:](#bookmark431) i. If directed

and

ii. an EIOS is received on any Lane and

iii. an EIOSQ is transmitted on all Lanes.

◦ Note: “if directed” is defined as both ends of the Link having agreed to enter[L1](#bookmark432)immediately after the condition of both the receipt and transmission of the EIOS(s) is met. A transition to[L1](#bookmark433)can be initiated by PCI-PM (see Section 5.3.2.1) or by ASPM (see Section 5.4.1.2.1).

◦ Note: When directed by a higher Layer one side of the Link always initiates and exits to[L1](#bookmark434) by

transmitting the EIOS(s) on all Lanes, followed by a transition to Electrical Idle.72 The same Port then waits for the receipt of an EIOS on any Lane, and then immediately transitions to[L1](#bookmark435). Conversely, the side of the Link that first receives the EIOS(s) on any Lane must send an EIOS on all Lanes and

immediately transition to[L1.](#bookmark436)

• Next state is [L2:](#bookmark437) i. If directed

ii. an EIOS is received on any Lane and

iii. an EIOSQ is transmitted on all Lanes.

◦ Note: “if directed” is defined as both ends of the Link having agreed to enter[L2](#bookmark438)immediately after the condition of both the receipt and transmission of the EIOS(s) is met (seeSection 5.3.2.3for more

details).

◦ Note: When directed by a higher Layer, one side of the Link always initiates and exits to[L2](#bookmark439) by

transmitting EIOS on all Lanes followed by a transition to Electrical Idle.73 The same Port then waits for the receipt of EIOS on any Lane, and then immediately transitions to[L2](#bookmark440). Conversely, the side of the Link that first receives an EIOS on any Lane must send an EIOS on all Lanes and immediately

transition to[L2.](#bookmark441)

[**4.2.6.6**](4.2.6.6) **L0s**

The [L0s](#bookmark427)substate machine is shown in [Figure 4-31 .](#bookmark442)



72. The common mode being driven must meet the Absolute Delta Between DC Common Mode During [L0](#bookmark401)and Electrical Idle (V TX-CM-DC-ACTIVE-IDLE-DELTA) specification (see Table 8-6).

73. The common mode being driven does not need to meet the Absolute Delta Between DC Common Mode During [L0](#bookmark401)and Electrical Idle (V TX-CM-DC-ACTIVE-IDLE-DELTA) specification (seeTable 8-6).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**4.2.6.6.1 Receiver L0s**

A Receiver must implement [L0s](#bookmark419)if its Port advertises support for [L0s,](#bookmark419) as indicated by the ASPM Support field in the Link Capabilities Register. It is permitted for a Receiver to implement [L0s](#bookmark234)even if its Port does not advertise support for [L0s.](#bookmark234)

**4.2.6.6.1.1 Rx\_L0s.Entry**

• Next state is[Rx\_L0s.Idle](#bookmark443)after a T TX-IDLE-MIN (Table 8-7 ) timeout.

◦ Note: This is the minimum time the Transmitter must bein an Electrical Idle condition.

**4.2.6.6.1.2 Rx\_L0s.Idle**

• Next state is [Rx\_L0s.FTS](#bookmark444) if the Receiver detects an exit from Electrical Idle on any Lane of the configured Link.

• Next state is [Rx\_L0s.FTS](#bookmark445)after a 100 ms timeout if the current data rate is 8.0 GT/s or higher and the Port’s Receivers do not meet theZ RX-DCspecification for 2.5 GT/s (see Table 8-10). All Ports are permitted to implement the timeout and transition to[Rx\_L0s.FTS](#bookmark446)when the data rate is 8.0 GT/s or higher.

**4.2.6.6.1.3 Rx\_L0s.FTS**

• The next state is [L0](#bookmark401)if a [SKP Ordered Set](#bookmark448)is received in 8b/10b encoding or the [SDS Ordered Set](#bookmark59)is received for 128b/130b encoding on all configured Lanes of the Link.

◦ The Receiver must be able to accept valid data immediately after the [SKP Ordered Set](#bookmark449)for 8b/10b encoding.

◦ The Receiver must be able to accept valid data immediately after the [SDS Ordered Set](#bookmark59)for 128b/130b encoding.

◦ Lane-to-Lane de-skew must be completed before leaving[Rx\_L0s.FTS.](#bookmark446)

• Otherwise, next state is[Recovery](#bookmark57)after the N\_FTS timeout.

◦ When using 8b/10b encoding: The N\_FTS timeout shall be no shorter than 40\*[N\_FTS+3]\*UI (The 3 \* 40 UI is derived from six Symbols to cover a maximum [SKP Ordered Set](#bookmark450)+ four Symbols for a possible extra FTS+2 Symbols of design margin), and no longer than twice this amount. When the Extended Synch bit is Set the Receiver N\_FTS timeout must be adjusted to no shorter than 40\*[2048]\*UI (2048 FTSs) and no longer than 40\* [4096]\*UI (4096 FTSs). Implementations must take into account the

worst case Lane to Lane skew, their design margins, as well as the four to eight consecutive EIE Symbols in speeds other than 2.5 GT/s when choosing the appropriate timeout value within the specification’s defined range.

◦ When using 128b/130b encoding: The N\_FTS timeout shall be no shorter than

130\*[N\_FTS+5+12+Floor(N\_FTS/32)]\*UI and no longer than twice this amount for 8.0 GT/s and

16.0 GT/s data rates. For 32.0 GT/s and above data rates, the N\_FTS timeout shall be no shorter than 130\*[N\_FTS+10+12+2\*Floor(N\_FTS/32)]\*UI and no longer than twice this amount. The

5+Floor(N\_FTS/32) accounts for the first EIEOS, the last EIEOS, the SDS, the periodic EIEOS and an additional EIEOS in case an implementation chooses to send two EIEOS followed by an SDS when N\_FTS is divisible by 32 for 8.0 GT/s and 16.0 GT/s data rates and correspondingly doubled for the 32.0 GT/s and higher data rates. The 12 is there to account for the number of[SKP Ordered Sets](#bookmark451)that will be transmitted if the Extended Synch bit is Set. When the Extended Synch bit is Set, the timeout should be the same as the normal case with N\_FTS equal to 4096.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

◦ The Transmitter must also transition to Recovery, but is permitted to complete any TLP or DLLP in progress.

◦ It is recommended that the N\_FTS field be increased when transitioning to[Recovery](#bookmark245)to prevent future transitions to[Recovery](#bookmark245)from [Rx\_L0s.FTS.](#bookmark447)

**4.2.6.6.2 Transmitter L0s**

A Transmitter must implement [L0s](#bookmark56)if its Port advertises support for [L0s,](#bookmark56) as indicated by the ASPM Support field in the Link Capabilities Register. It is permitted for a Transmitter to implement [L0s](#bookmark56)even if its Port does not advertise support for [L0s.](#bookmark56)

**4.2.6.6.2.1 Tx\_L0s.Entry**

• Transmitter sends an EIOSQ and enters Electrical Idle.

◦ The DC common mode voltage must be within specification by T TX-IDLE-SET-TO-IDLE.74

• Next state is[Tx\_L0s.Idle](#bookmark452)after a T TX-IDLE-MIN (Table 8-7 ) timeout.

**4.2.6.6.2.2 Tx\_L0s.Idle**

• Next state is [Tx\_L0s.FTS](#bookmark453) if directed.

**IMPLEMENTATION NOTE**

Increase of N\_FTS Due to Timeout in Rx\_L0s.FTS

The Transmitter sends the N\_FTS fast training sequences by going through[Tx\_L0s.FTS](#bookmark454)substates to enable the Receiver to reacquire its bit and Symbol lock or Block alignment. In the absence of the N\_FTS fast training

sequence, the Receiver will timeout in [Rx\_L0s.FTS](#bookmark446)substate and may increase the N\_FTS number it advertises in the [Recovery](#bookmark57)state.



**4.2.6.6.2.3 Tx\_L0s.FTS**

• Transmitter must send N\_FTS Fast Training Sequences on all configured Lanes.

◦ Four to eight EIE Symbols must be sent prior to transmitting the N\_FTS (or 4096 if the Extended

Synch bit is Set) number of FTS in 5.0 GT/s data rates. An EIEOSQ must be sent prior to transmitting the N\_FTS (or 4096 if the Extended Synch bit is Set) number of FTS with 128b/130b encoding. In

2.5 GT/s speed, up to one full FTS may be sent before the N\_FTS (or 4096 if the Extended Synch bit is Set) number of FTSs are sent.

◦ [SKP Ordered Sets](#bookmark455)must not be inserted before all FTSs as defined by the agreed upon N\_FTS parameter are transmitted.



74. The common mode being driven must meet the Absolute Delta Between DC Common Mode During [L0](#bookmark401)and Electrical Idle (V TX-CM-DC-ACTIVE-IDLE-DELTA) specification (see Table 8-6).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

◦ If the Extended Synch bit is Set, the Transmitter must send 4096 Fast Training Sequences, inserting [SKP Ordered Sets](#bookmark456)according to the requirements in [Section 4.2.4.6 .](#bookmark29)

• When using 8b/10b encoding, the Transmitter must send a single [SKP Ordered Set](#bookmark457)on all configured Lanes.

• When using 128b/130b encoding, the Transmitter must send one EIEOSQ followed by one [SDS Ordered Set](#bookmark59)on all configured Lanes. Note: The first Symbol transmitted on Lane 0 after the [SDS Ordered Set](#bookmark59)is the first Symbol of the Data Stream.

• Next state must be[L0](#bookmark414), after completing the above required transmissions.

**IMPLEMENTATION NOTE**

No SKP Ordered Set requirement when exiting L0s at 16.0 GT/s or higher data rates

Unlike in other LTSSM states, when exiting [Tx\_L0s.FTS](#bookmark454) no Control [SKP Ordered Set](#bookmark458)is transmitted before

transmitting the SDS. This results in the Data Parity information associated with the last portion of the previous datastream being discarded. Not sending the Control [SKP Ordered Set](#bookmark459) reduces complexity and improves exit latency.



5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

L0s: Receiver

Entry

|  |
| --- |
| Rx\_L0s.Entry |

|  |
| --- |
| Rx\_L0s.Idle |

|  |
| --- |
| Rx\_L0s.FTS |



Exit to L0



Recovery

L0s: Transmitter

Entry



|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Tx\_L0s.Entry |  | Tx\_L0s.Idle |  | Tx\_L0s.FTS |
|  |  |



Exit to L0

OM13804A

Figure 4-31 [L0s](#bookmark419)Substate Machine

[**4.2.6.7**](4.2.6.7) **L1**

The [L1](#bookmark460)substate machine is shown in [Figure 4-32 .](#bookmark461)

**4.2.6.7.1 L1.Entry**

• All configured Transmitters are in Electrical Idle.

◦ The DC common mode voltage must be within specification by T TX-IDLE-SET-TO-IDLE.

• The next state is[L1.Idle](#bookmark462)after a T TX-IDLE-MIN (Table 8-7 ) timeout.

◦ Note: This guarantees that the Transmitter has established the Electrical Idle condition.

**4.2.6.7.2 L1.Idle**

• Transmitter remains in Electrical Idle.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• The DC common mode voltage must be within specification, except as allowed by L1 PM Substates, when applicable.75

• A substate of[L1](#bookmark400)is entered when the conditions for L1 PM Substates are satisfied (see Section 5.5).

◦ The L1 PM Substate must be L1.0when [L1.Idle](#bookmark462)is entered or exited.

• Next state is[Recovery](#bookmark258) if exit from Electrical Idle is detected on any Lane of a configured Link, or directed after remaining in this substate for a minimum of 40 ns in speeds other than 2.5 GT/s.

◦ Ports are not required to arm the Electrical Idle exit detectors on all Lanes of the Link.

◦ Note: A minimum stay of 40 ns is required in this substate in speeds other than 2.5 GT/s to account for the delay in the logic levels to arm the Electrical Idle detection circuitry in case the Link enters[L1](#bookmark400)and immediately exits the [L1](#bookmark400)state.

◦ A Port is allowed to set the[directed\_speed\_change](#bookmark171)variable to 1b following identical rules described in [L0](#bookmark414)for setting this variable. When making such a transition, the [changed\_speed\_recovery](#bookmark236)variable must be reset to 0b. A Port may also go through[Recovery](#bookmark258) back to[L0](#bookmark414)and then set the

[directed\_speed\_change](#bookmark171)variable to 1b on the transition from [L0](#bookmark414)to[Recovery.](#bookmark258)

◦ A Port is also allowed to enter[Recovery](#bookmark258)from [L1](#bookmark400)if directed to change the Link width. The Port must follow identical rules for changing the Link width as described in the [L0](#bookmark414)state.

• Next state is[Recovery](#bookmark258)after a 100 ms timeout if the current data rate is 8.0 GT/s or higher and the Port’s

Receivers do not meet theZ RX-DCspecification for 2.5 GT/s). All Ports are permitted, but not encouraged, to implement the timeout and transition to[Recovery](#bookmark258)when the data rate is 8.0 GT/s or higher.

◦ This timeout is not affected by the L1 PM Substates mechanism.

**IMPLEMENTATION NOTE**

100 ms Timeout in L1

Ports that meet theZ RX-DCspecification for 2.5 GT/s while in the [L1.Idle](#bookmark462)state and are therefore not required to implement the 100 ms timeout and transition to[Recovery](#bookmark258)should avoid implementing it, since it will reduce the power savings expected from the [L1](#bookmark400)state.





75. The common mode being driven must meet the Absolute Delta Between DC Common Mode During [L0](#bookmark414)and Electrical Idle (V TX-CM-DC-ACTIVE-IDLE-DELTA) specification (see Table 8-6).

Page 372

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

L1 Entry

|  |  |
| --- | --- |
| L1.Entry | |
|  |  |
| L1.Idle | |



Exit to Recovery

OM13805A

Figure 4-32 [L1](#bookmark460)Substate Machine

[**4.2.6.8**](4.2.6.8) **L2**

The [L2](#bookmark463)substate machine is shown in [Figure 4-33 .](#bookmark464)

**4.2.6.8.1 L2.Idle**

• All Receivers must meet theZ RX-DCspecification for 2.5 GT/s within 1 ms (seeTable 8-10).

• All configured Transmitters must remain in Electrical Idle for a minimum time ofT TX-IDLE-MIN.

◦ The DC common mode voltage does not have to be within specification.

◦ The Receiver needs to wait a minimum ofT TX-IDLE-MINto start looking for Electrical Idle Exit.

• For Downstream Lanes:

◦ For all Downstream Ports, the next state is [Detect](#bookmark168) if a Beacon is received on at least Lane 0 or if directed.

▪ Main power must be restored before entering [Detect.](#bookmark168)

▪ Note: “if directed” is defined as a higher layer decides to exit to[Detect.](#bookmark168)

◦ For a Switch,if a Beacon is received on at least Lane 0 of any of its Downstream Ports and the Upstream Port is in [L2.Idle,](#bookmark465) the Upstream Port must be directed to[L2.TransmitWake.](#bookmark466)

• For Upstream Lanes:

◦ The next state is[Detect](#bookmark168) if Electrical Idle Exit is detected on any predetermined set of Lanes.

▪ The predetermined set of Lanes must include but is not limited to any Lane which has the potential of negotiating to Lane 0 of a Link. For multi-Lane Links the number of Lanes in the

predetermined set must be greater than or equal to two.

▪ A Switch must transition any Downstream Lanes to[Detect.](#bookmark168)

◦ Next state is [L2.TransmitWake](#bookmark467)for an Upstream Port if directed to transmit a Beacon.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

▪ Note: Beacons may only be transmitted on Upstream Ports in the direction of the Root Complex.

**4.2.6.8.2 L2.TransmitWake**

This state only applies to Upstream Ports.

• Transmit the Beacon on at least Lane 0.

• Next state is [Detect](#bookmark168) if Electrical Idle exit is detected on any Upstream Port’s Receiver that is in the direction of the Root Complex.

◦ Note: Power is guaranteed to be restored when Upstream Receivers see Electrical Idle exited, but it may also be restored prior to Electrical Idle being exited.

L2 Entry



Exit to Detect

|  |
| --- |
| L2.Idle |

|  |
| --- |
| L2.TransmitWake |

OM13806A

Figure 4-33 [L2](#bookmark463)Substate Machine

[**4.2.6.9**](4.2.6.9) **Disabled**

• It is recommended to Clear[LinkUp](#bookmark142)upon entry to Disabled, without waiting for the EIOSQ to be transmitted or the EIOS to be received.

• All Lanes transmit 16 to 32TS1 Ordered Setswith the Disable Link bitasserted and then transition to Electrical Idle.

◦ An EIOSQ must be sent prior to entering Electrical Idle.

◦ The DC common mode voltage does not have to be within specification.76

• If an EIOSQ was transmitted and an EIOS was received on any Lane (even while transmitting TS1 with the Disable Link bitasserted), then:

◦ [LinkUp](#bookmark142)= 0b (False), unless already Cleared, as recommended above.



76. The common mode being driven does need to meet the Absolute Delta Between DC Common Mode During [L0](#bookmark415)and Electrical Idle (V TX-CM-DC-ACTIVE-IDLE-DELTA) specification (see Table 8-6).

Page 374

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

. At this point, the Lanes are considered Disabled.

◦ For Upstream Ports: All Receivers must meet theZ RX-DCspecification for 2.5 GT/s within 1 ms (see Table 8-10).

◦ For Upstream Ports: The next state is [Detect](#bookmark168)when Electrical Idle exit is detected on at least one Lane.

• For Downstream Ports: The next state is[Detect](#bookmark168)when directed (e.g., when the Link Disable bit is reset to 0b by software).

• For Upstream Ports: If no EIOS is received after a 2 ms timeout, the next state is [Detect.](#bookmark168)

[**4.2.6.10**](4.2.6.10) **Loopback**

The [Loopback](#bookmark216)substate machine is shown in [Figure 4-34 .](#bookmark468)

**4.2.6.10.1 Loopback.Entry**

• [LinkUp](#bookmark142)= 0b (False)

• The Link and Lane numbers received in the TS1or TS2 Ordered Setsare ignored by the Receiver while in this substate.

• [Loopback Master](#bookmark65) requirements:

◦ If[Loopback.Entry](#bookmark336)was entered from [Configuration.Linkwidth.Start,](#bookmark214) determine the highest common data rate of the data rates supported by the master and the data rates received in two consecutive TS1or TS2 Ordered Setson any active Lane at the time the transition to[Loopback.Entry](#bookmark336)occurred. If the current data rate is not the highest common data rate:

. Transmit 16 consecutive TS1 Ordered Setswith the Loopback bitasserted, followed by an EIOSQ, and then transition to Electrical Idle for 1 ms. During the period of Electrical Idle, change the data rate to the highest common data rate.

. The [Loopback Master](#bookmark65) may be directed, in an implementation specific manner, to perform a 32.0 GT/s equalization procedure on one active Lane, to be referred to as the ‘Lane under test’, before entering [Loopback.Entry.](#bookmark336) If the highest common data rate is 32.0 GT/s, the [equalization\_done\_32GT\_data\_rate](#bookmark173)variable is 0b, and the equalization procedure is to be executed, the 16 consecutive TS1 Ordered Sets transmitted on the Lane under test prior to the data rate change to the highest

common data rate must have the bits listed below as follows:

. The Enhanced Link Behavior Control bits must be set to 01b.

. The Transmit Modified Compliance Pattern in Loopback bit must be set to 1b if the Loopback Slave is required to transmit the Modified

Compliance Pattern on the Lanes that are not under test.

. If the highest common data rate is 5.0 GT/s,the slave’s transmitter de-emphasis is

controlled by setting the Selectable De-emphasis bit of the transmitted TS1 Ordered Setsto the desired value (1b = -3.5 dB, 0b = -6 dB).

. For data rates of 5.0 GT/s and above, the master is permitted to choose its own transmitter settings in an implementation-specific manner, regardless of the settings it transmitted to the slave.

. Note: If[Loopback](#bookmark216)is entered after [LinkUp](#bookmark142) has been set to 1b, it is possible for one Port to enter[Loopback](#bookmark216)from [Recovery](#bookmark211)and the other to enter[Loopback](#bookmark216)from [Configuration.](#bookmark205) The Port that entered from [Configuration](#bookmark205) might attempt to change data rate while the other

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Port does not. If this occurs, the results are undefined. The test set-up must avoid such conflicting directed clauses.

。 TransmitTS1 Ordered Setswith the Loopback bitasserted.

▪ If[Loopback.Entry](#bookmark380)was entered from [Recovery.Equalization,](#bookmark296) the EC field of the transmitted TS1 Ordered Setsmust be set to 00b.

▪ The master is also permitted to assert the Compliance Receive bitofTS1 Ordered Sets

transmitted in [Loopback.Entry](#bookmark380), including those transmitted before a data rate change. If it asserts theCompliance Receive bit, it must not deassert it again while in the

[Loopback.Entry](#bookmark380)state. This usage model might be helpful for test and validation purposes when one or both Ports have difficulty obtaining bit lock, Symbol lock, or Block alignment after a data rate change. The ability to set theCompliance Receive bitis

implementation-specific.

。 Next state is [Loopback.Active](#bookmark470)after 2 ms if the Compliance Receive bitof the transmitted TS1 Ordered Sets is asserted.

。 Next state is[Recovery.Equalization](#bookmark296)if the data rate was changed to 32.0 GT/s and 16 consecutive TS1 Ordered Setswere sent on any Lane with the Enhanced Link Behavior Control bits set to 01b.

▪ The [perform\_equalization\_for\_loopback](#bookmark471)variable is set to 1b.

。 Next state is[Loopback.Active](#bookmark472)if[Loopback.Entry](#bookmark380)was entered from [Recovery.Equalization](#bookmark296)and the Lane under test receives two consecutive TS1 Ordered Setswith the Loopback bitasserted.

。 Next state is [Loopback.Active](#bookmark473)if the Compliance Receive bitof the transmitted TS1 Ordered Setsis deasserted and an implementation-specific set of Lanes receive two consecutive TS1 Ordered Sets with the Loopback bitasserted.

If the data rate was changed and the 32.0 GT/s equalization procedure was not performed, the master must take into account the amount of time the slave can be in Electrical Idle and transmit a sufficient number ofTS1 Ordered Setsfor the slave to acquire Symbol lock or Block alignment before

proceeding to[Loopback.Active.](#bookmark474)

**IMPLEMENTATION NOTE**

Lane Numbering with 128b/130b Encoding in Loopback

If the current data rate uses 128b/130b encoding and Lane numbers have not been

negotiated, it is possible that the master and slave will not be able to decode received

information because their Lanes are using different scrambling LFSR seed values (since the LFSR seed values are determined by the Lane numbers). This situation can be avoided by

allowing the master and slave to negotiate Lane numbers before directing the master to

Loopback, directing the master to assert theCompliance Receive bitduring [Loopback.Entry,](#bookmark380) or by using some other method of ensuring that the LFSR seed values match.



。 Next state is [Loopback.Exit](#bookmark475)after an implementation-specific timeout of less than 100 ms.

• Loopback slave requirements:

。 If[Loopback.Entry](#bookmark380)was entered from [Configuration.Linkwidth.Start,](#bookmark28) determine the highest common data rate of the data rates supported by the slave and the data rates received in the two consecutive TS1 Ordered Setsthat directed the slave to this state. If the current data rate is not the highest

common data rate:

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

. Transmit an EIOSQ, and then transition to Electrical Idle for 2 ms. During the period of Electrical Idle, change the data rate to the highest common data rate.

. If operating in full swing mode and the highest common data rate is 5.0 GT/s, set the

transmitter’s de-emphasis to the setting specified by the Selectable De-emphasis bit

received in the TS1 Ordered Setsthat directed the slave to this state. The de-emphasis is

-3.5 dB if the Selectable De-emphasis bit was 1b, and it is -6 dB if the Selectable De-emphasis bit was 0b.

. If the highest common data rate is 8.0 GT/s or higher and EQ TS1 Ordered Setsdirected the slave to this state, set the transmitter to the settings specified by the Preset field of the

EQ TS1 Ordered Sets. See Section 4.2.3.2 . If the highest common data rate is 8.0 GT/s or

higher but standardTS1 Ordered Setsdirected the slave to this state, the slave is permitted to use its default transmitter settings.

◦ Next state is[Recovery.Equalization](#bookmark280)if[Loopback.Entry](#bookmark469)was entered from

[Configuration.Linkwidth.Start,](#bookmark214) the highest common data rate is 32.0 GT/sand the Enhanced Link

Behavior Control bits of the TS1 Ordered Setsthat directed the slave to this state were 01b. . The **perform\_equalization\_for\_loopback** variable is set to 1b.

. The **transmit\_modified\_compliance\_pattern in loopback** variable is set to 1b if the

Transmit Modified Compliance Pattern in Loopback bit is set to 1b in the TS1 Ordered Sets that directed the slave to this state.

. When [Recovery.Equalization](#bookmark280)is entered from [Loopback.Entry,](#bookmark469) the Lane that received two consecutive TS1 Ordered Setswith the Enhanced Link Behavior Control bits set to 01b in [Configuration.Linkwidth.Start](#bookmark214)is the Lane under test for the purposes of[Loopback](#bookmark406)and [Recovery.Equalization.](#bookmark280)

. The [Loopback Slave](#bookmark137)must select a valid Link number in an implementation specific manner. Each Lane's Lane number is the corresponding default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training. These Lane

numbers will be used for LFSR seed values. The test measurement equipment that

facilitates this state transition must ensure, in an implementation specific manner, that it uses a matching Lane number and LFSR seed value.

◦ Next state is [Loopback.Active](#bookmark477)if the Compliance Receive bitof the TS1 Ordered Setsthat directed the slave to this state was asserted.

. The slave’s transmitter does not need to transition to transmitting looped-back data on any boundary, and it is permitted to truncate any Ordered Set in progress.

◦ Else, the slave transmits TS1 Ordered Setswith Link and Lane numbers set to PAD.

. If[Loopback.Entry](#bookmark469)was entered from [Recovery.Equalization,](#bookmark280) the EC field of the transmitted TS1 Ordered Setsmust be set to 00b.

. If[Loopback.Entry](#bookmark469)was entered from [Recovery.Equalization,](#bookmark280) the next state is

[Loopback.Active](#bookmark478)after two consecutive TS1 Ordered Setswith the Loopback bitasserted are received by the Lane under test.

. Next state is [Loopback.Active](#bookmark479)if the data rate is 2.5 GT/s or 5.0 GT/s and Symbol lock is obtained on all active Lanes.

. Next state is [Loopback.Active](#bookmark480)if the data rate is 8.0 GT/s or higher and two consecutive TS1 Ordered Setsare received on all active Lanes. The equalization settings specified by the

receivedTS1 Ordered Sets must be evaluated and applied to the transmitter if the value of the EC field is appropriate for the slave’s Port direction (10b or 11b) and the requested

setting is a preset or a set of valid coefficients. (Note: This is the equivalent behavior for the [Recovery.Equalization](#bookmark280)state.) Optionally, the slave can accept both EC field values. If the

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

settings are applied, they must take effect within 500 ns of being received, and they must not cause the transmitter to violate any electrical specification for more than 1 ns. Unlike [Recovery.Equalization,](#bookmark333) the new settings are not reflected in the TS1 Ordered Setsthat the slave transmits.

. When using 8b/10b encoding, the slave’s transmitter must transition to transmitting

looped-back data on a Symbol boundary, but it is permitted to truncate any Ordered Set in progress. When using 128b/ 130b encoding, the slave’s transmitter does not need to

transition to transmitting looped-back data on any boundary, and is permitted to truncate any Ordered Set in progress.

**4.2.6.10.2 Loopback.Active**

• The [Loopback Master](#bookmark137)must send valid encoded data. The [Loopback Master](#bookmark137)must not transmit EIOS as data until it wants to exit Loopback. When operating with 128b/130b encoding,[Loopback Masters](#bookmark137) must follow the requirements ofSection 4.2.2.6 .

• A [Loopback Slave](#bookmark137)that entered [Loopback.Active](#bookmark39)from [Recovery.Equalization](#bookmark280) must transmit the Modified Compliance Pattern on all Lanes that detected Receivers in [Detect.Active](#bookmark176) but are not under test if the

[transmit\_modified\_compliance\_pattern\_in\_loopback](#bookmark476)variable is set to 1b, otherwise those Lanes must be transitioned into Electrical Idle. The Lane under test must follow [Loopback Slave](#bookmark137) rules described below.

• A [Loopback Slave](#bookmark137)is required to retransmit the received encoded information as received, with the polarity inversion determined in [Polling](#bookmark45)applied, while continuing to perform clock tolerance compensation:

◦ SKPs must be added or deleted on a per-Lane basis as outlined in[Section 4.2.7](#bookmark482)with the exception that SKPs do not have to be simultaneously added or removed across Lanes of a configured Link.

. For 8b/10b encoding, if a [SKP Ordered Set](#bookmark483) retransmission requires adding a SKP Symbol to accommodate timing tolerance correction, the SKP Symbol is inserted in the retransmitted Symbol stream anywhere adjacent to a SKP Symbol in the[SKP Ordered Set](#bookmark484)following the COM Symbol. The inserted SKP Symbol must be of the same disparity as the received SKPs Symbol(s) in the [SKP Ordered Set.](#bookmark485)

. For 8b/10b encoding, if a [SKP Ordered Set](#bookmark486) retransmission requires dropping a SKP Symbol to accommodate timing tolerance correction, the SKP Symbol is simply not retransmitted.

. For 128b/130b encoding, if a [SKP Ordered Set](#bookmark487) retransmission requires adding SKP Symbols to accommodate timing tolerance correction, four SKP Symbols are inserted in the

retransmitted Symbol stream prior to the SKP\_END Symbol in the [SKP Ordered Set.](#bookmark488)

. For 128b/130b encoding, if a [SKP Ordered Set](#bookmark489) retransmission requires dropping SKP Symbols to accommodate timing tolerance correction, four SKP Symbols prior to the SKP\_END Symbol in the [SKP Ordered Set](#bookmark490)are simply not retransmitted.

◦ No modifications of the received encoded data (except for polarity inversion determined in Polling) are allowed by the [Loopback Slave](#bookmark137)even if it is determined to be an invalid encoding (i.e., no legal translation to a control or data value possible for 8b/10b encoding or invalid Sync Header or invalid Ordered Set for 128b/130b encoding).

• Next state of the[Loopback Slave](#bookmark137)is [Loopback.Exit](#bookmark491)if one of the following conditions apply:

◦ If directed or if four consecutive EIOSs are received on any Lane. It must be noted that in 8b/10b

encoding, the receiving four consecutive EIOS indicates that the Lane received four consecutive sets of COM, IDL, IDL, IDL or alternatively, two out of three K28.3 (IDL) Symbols in each of the four

consecutive sets of transmitted EIOS. In 128b/130b encoding, receiving four consecutive EIOS

indicates receiving the full 130-bit EIOS in the first three and the first four Symbols following a 01b Sync Header in the last EIOS.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 Optionally, if current Link speed is 2.5 GT/sand an EIOS is received or Electrical Idle is detected/ inferred on any Lane.

▪ Note: As described in [Section 4.2.4.4 ,](#bookmark32) an Electrical Idle condition may be inferred if any of the configured Lanes remained electrically idle continuously for 128 μs by not detecting an exit from Electrical Idle in the entire 128 μswindow.

。 A [Loopback Slave](#bookmark137) must be able to detect an Electrical Idle condition on any Lane within 1 ms of the EIOS being received by the [Loopback Slave.](#bookmark137)

。 Note: During the time after an EIOS is received and before Electrical Idle is actually detected by the [Loopback Slave,](#bookmark137) the [Loopback Slave](#bookmark137)may receive a bit stream undefined by the encoding scheme, which may be looped back by the transmitter.

。 The T TX-IDLE-SET-TO-IDLE parameter does not apply in this case since the [Loopback Slave](#bookmark137) may not even detect Electrical Idle until as much as 1 ms after the EIOS.

• The next state of the[Loopback Master](#bookmark137)is [Loopback.Exit](#bookmark492)if directed.

**4.2.6.10.3 Loopback.Exit**

• The [Loopback Master](#bookmark137)sends an EIOS for Ports that support only the 2.5 GT/s data rate and eight consecutive EIOSs for Ports that support greater than 2.5 GT/s data rate, and optionally for Ports that only support the

2.5 GT/s data rate, irrespective of the current Link speed, and enters Electrical Idle on all Lanes for 2 ms.

。 The [Loopback Master](#bookmark137) must transition to a valid Electrical Idle condition77 on all Lanes within T TX-IDLE-SET-TO-IDLEafter sending the last EIOS.

。 Note: The EIOS can be useful in signifying the end of transmit and compare operations that occurred by the [Loopback Master](#bookmark137). Any data received by the [Loopback Master](#bookmark137)after any EIOS is received should be ignored since it is undefined.

• The [Loopback Slave](#bookmark137) must enter Electrical Idle on all Lanes for 2 ms.

。 Before entering Electrical Idle the [Loopback Slave](#bookmark137) must[Loopback](#bookmark406)all Symbols that were received prior to detecting Electrical Idle. This ensures that the [Loopback Master](#bookmark137) may see the EIOS to signify the logical end of any[Loopback](#bookmark406)send and compare operations.

• The next state of the[Loopback Master](#bookmark137)and [Loopback Slave](#bookmark137)is [Detect.](#bookmark168)



77. The common mode being driven does not need to meet the Absolute Delta Between DC Common Mode During [L0](#bookmark401)and Electrical Idle (V TX-CM-DC-ACTIVE-IDLE-DELTA) specification (seeTable 8-6).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Loopback Entry

|  |  |  |
| --- | --- | --- |
| Recovery. Equalization |  | Loopback.Entry |
|  |
|  |

|  |
| --- |
| Loopback.Active |

|  |
| --- |
| Loopback.Exit |



Exit to Detect

OM13807C

Figure 4-34 [Loopback](#bookmark66)Substate Machine

[**4.2.6.11**](4.2.6.11) **Hot Reset**

• Lanes that were directed by a higher Layer to initiate Hot Reset:

◦ All Lanes in the configured Link transmit TS1 Ordered Setswith the Hot Reset bitasserted and the configured Link and Lane numbers.

◦ If two consecutive TS1 Ordered Setsare received on any Lane with the Hot Reset bitasserted and configured Link and Lane numbers, then:

▪ [LinkUp](#bookmark142)= 0b (False)

▪ If no higher Layer is directing the Physical Layer to remain in Hot Reset, the next state is Detect

▪ Otherwise, all Lanes in the configured Link continue to transmit TS1 Ordered Setswith the Hot Reset bitasserted and the configured Link and Lane numbers.

◦ Otherwise, after a 2 ms timeout next state is [Detect.](#bookmark168)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• Lanes that were not directed by a higher Layer to initiate Hot Reset (i.e., received two consecutive TS1 Ordered Setswith the Hot Reset bitasserted on any configured Lanes):

。[LinkUp](#bookmark142)= 0b (False)

。 If any Lane of an Upstream Port of a Switch receives two consecutive TS1 Ordered Setswith the Hot Reset bitasserted, all configured Downstream Ports must transition to Hot Reset as soon as possible.

▪ Any optional crosslinks on the Switch are an exception to this rule and the behavior is system specific.

。 All Lanes in the configured Link transmit TS1 Ordered Setswith the Hot Reset bitasserted and the configured Link and Lane numbers.

。 If two consecutive TS1 Ordered Setswere received with the Hot Reset bitasserted and the configured

Link and Lane numbers, the state continues to be Hot Reset and the 2 ms timer is reset. 。 Otherwise, the next state is [Detect](#bookmark168)after a 2 ms timeout.

Note: Generally, Lanes of a Downstream or optional crosslink Port will be directed to Hot Reset, and Lanes of an

Upstream or optional crosslink Port will enter Hot Reset by receiving two consecutive TS1 Ordered Setswith the Hot Reset bitasserted on any configured Lanes, from [Recovery.Idle](#bookmark405)state.

**4.2.7 Clock Tolerance Compensation**

**SKP Ordered Sets** (defined in [Section 4.2.7.1](#bookmark493)and [Section 4.2.7.2)](#bookmark494) are used to compensate for differences in frequencies between bit rates at two ends of a Link. The Receiver Physical Layer logical sub-block must include elastic buffering

which performs this compensation. The interval between SKP Ordered Set transmissions is derived from the Transmit, Receiver, and Refclk specifications specified in Table 8-6 ,Table 8-10 , and Table 8-17 .

The specification supports shared reference clocking architectures (common Refclk) where there is no difference

between the Tx and Rx Refclk rates, and two kinds of reference clocking architectures where the Tx and Rx Refclk rates differ. Separate Reference Clocks With No SSC - **SRNS**, and Separate Reference Clocks with Independent SSC - **SRIS**. The maximum difference with SRNS is 600 ppm which can result in a clock shift once every 1666 clocks. The maximum

difference with[SRIS](#bookmark495)is 5600 ppm which can result in a clock shift every 178 clocks.

Specific form factor specifications are permitted to require the use of only [SRIS](#bookmark495), only SRNS, or to provide a mechanism for clocking architecture selection. Upstream Ports are permitted to implement support for any combination of[SRIS](#bookmark495)and SRNS (including no support for either), but must conform to the requirements of any associated form factor

specification. Downstream Ports supporting[SRIS](#bookmark495) must also support[SRNS](#bookmark495)unless the port is only associated with a

specific form factor(s) which modifies these requirements. Port configuration to satisfy the requirements of a specific

associated form factor is implementation specific. Specific guidance for form factor specifications is provided in Section 8.6.8 .

If the receiver is capable of operating with SKP Ordered Sets being generated at the rate used in SRNS even though the Port is running in[SRIS](#bookmark495), the Port is permitted to Set its bit for the appropriate data rate in the Lower SKP OS Reception

Supported Speeds Vector field of the Link Capabilities 2 register. If the transmitter is capable of operating with SKP

Ordered Sets being generated at the rate used in SRNS even though the Port is running in[SRIS](#bookmark495), the Port is permitted to Set its bit for the appropriate data rate in the Lower SKP OS Generation Supported Speeds Vector field of the Link

Capabilities 2 register. System software must check that the bit is Set in the Lower SKP OS Reception Supported Speeds Vector field before setting the appropriate data rate's bit in the link partner’s Enable Lower SKP OS Generation Vector

field of the Link Control 3 register. Any software transparent extension devices (such as a repeater) present on a Link

must also support lower SKP OS Generation for system software to set the bit in the Enable Lower SKP OS Generation

Vector field. Software determination of such support in such extension devices is implementation specific. When the bit for the data rate that the link is running in is Set in the Enable Lower SKP OS Generation Vector field, the transmitter

schedules SKP Ordered Set generation in L0 at the rate used in SRNS, regardless of which clocking architecture the link is running in. In other LTSSM states, SKP Ordered Set scheduling is at the appropriate rate for the clocking architecture.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Components supporting [SRIS](#bookmark495) may need more entries in their elastic buffers than designs supporting SRNS only. This requirement takes into account the extra time it may take to schedule a SKP Ordered Set if the latter falls immediately after a maximum payload sized packet.

[**4.2.7.1**](4.2.7.1) **SKP Ordered Set for 8b/10b Encoding**

When using 8b/10b encoding, a transmitted SKP Ordered Set is a COM Symbol followed by three SKP Symbols, except as is allowed for a [Loopback Slave](#bookmark137)in the [Loopback.Active](#bookmark481) LTSSM state. A received SKP Ordered Set is a COM Symbol

followed by one to five SKP Symbols. See Section 4.3.6.7for Retimer rules on SKP Ordered Set modification.

[**4.2.7.2**](4.2.7.2) **SKP Ordered Set for 128b/130b Encoding**

When using 128b/130b encoding, a transmitted SKP Ordered Set is 16 Symbols, and a received SKP Ordered set can be 8, 12, 16, 20, or 24 Symbols. See Section 4.3.6.7for Retimer rules on SKP Ordered Set modification.

There are two SKP Ordered Set formats defined for 128b/130b encoding as shown in [Table 4-22](#bookmark496)and [Table 4-23 .](#bookmark497) Both formats contain one to five groups of four SKP Symbols followed by a final group of four Symbols indicated by a

SKP\_END or SKP\_END\_CTL Symbol. When operating at 8.0 GT/s, only the Standard SKP Ordered Set is used. When operating at 16.0 GT/s or higher, both the Standard and Control SKP Ordered Sets are used. All statements in this

specification that do not refer to a specific SKP Ordered Set format apply to both formats. When a SKP Ordered Set is transmitted, all Lanes must transmit the same format of SKP Ordered Set - all Lanes must transmit the Standard SKP Ordered Set, or all Lanes must transmit the Control SKP Ordered Set.

The Standard SKP Ordered Set contains information following the SKP\_END Symbol that is based on the LTSSM state

and the sequence of Blocks. When in the Polling.Compliance state, the Symbols contain the Lane’s error status

information (see [Section 4.2.6.2.2f](#bookmark193)or more information). Otherwise, the Symbols contain the Lane’s scrambling LFSR value, and a Data Parity bit when the SKP Ordered Set follows a Data Block. The Control SKP Ordered Set contains three Data Parity bits and additional information following the SKP\_END\_CTL Symbol.

When operating at 8.0 GT/s, the Data Parity bit of the Standard SKP Ordered Set is the even parity of the payload of all Data Blocks communicated by a Lane and is computed for each Lane independently78 . Upstream and Downstream Port Transmitters compute the parity as follows:

• Parity is initialized when a SDS Ordered Set is transmitted.

• Parity is updated with each bit of a Data Block’s payload after scrambling has been performed.

• The Data Parity bit of a Standard SKP Ordered Set transmitted immediately following a Data Block is set to the current parity.

• Parity is initialized after a Standard SKP Ordered Set is transmitted.

Upstream and Downstream Port Receivers compute and act on the parity as follows:

• Parity is initialized when a SDS Ordered Set is received.

• Parity is updated with each bit of a Data Block's payload before de-scrambling has been performed.

• When a Standard SKP Ordered Set is received immediately following a Data Block, each Lane compares the received Data Parity bit to its calculated parity. If a mismatch is detected, the receiver must set the bit of the Port's Lane Error Status register that corresponds to the Lane's default Lane number. The mismatch is not a

Receiver Error and must not cause a Link retrain.

• Parity is initialized when a Standard SKP Ordered Set is received.



78. The requirements for 8.0 GT/s operation documented here are identical to those in [PCIe-3.1].

Page 382

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

When operating at a data rate of 16.0 GT/s or higher, the Data Parity bits of both the Standard SKP Ordered Set and the Control SKP Ordered Set is the even parity of the payload of all Data Blocks communicated by a Lane and is computed for each Lane independently. Upstream and Downstream Port Transmitters compute the parity as follows:

• Parity is initialized when the LTSSM is in Recovery.Speed.

• Parity is initialized when a SDS Ordered Set is transmitted.

• Parity is updated with each bit of a Data Block’s payload after scrambling has been performed.

• The Data Parity bit of a Standard SKP Ordered Set transmitted immediately following a Data Block is set to the current parity.

• The Data Parity, First Retimer Data Parity, and Second Retimer Data Parity bits of a Control SKP Ordered Set are all set to the current parity.

• Parity is initialized after a Control SKP Ordered Set is transmitted. However, parity is NOT initialized after a Standard SKP Ordered Set is transmitted.

Upstream and Downstream Port Receivers compute and act on the parity as follows:

• Parity is initialized when the LTSSM is in Recovery.Speed.

• Parity is initialized when a SDS Ordered Set is received.

• Parity is updated with each bit of a Data Block’s payload before de-scrambling has been performed.

• When a Control SKP Ordered Set is received, each Lane compares the received Data Parity bit to its calculated parity. If a mismatch is detected, the receiver must set the bit of the Port’s Local Data Parity Mismatch Status register that corresponds to the Lane’s default Lane number. The mismatch is not a Receiver Error and must not cause a Link retrain.

• When a Control SKP Ordered Set is received, each Lane compares the received First Retimer Data Parity bit to its calculated parity. If a mismatch is detected, the receiver must set the bit of the Port’s First Retimer Data

Parity Mismatch Status register that corresponds to the Lane’s default Lane number. The mismatch is not a Receiver Error and must not cause a Link retrain.

• When a Control SKP Ordered Set is received, each Lane compares the received Second Retimer Data Parity bit to its calculated parity. If a mismatch is detected, the receiver must set the bit of the Port’s Second Retimer

Data Parity Mismatch Status register that corresponds to the Lane’s default Lane number. The mismatch is not a Receiver Error and must not cause a Link retrain.

• When a Standard SKP Ordered Set is received immediately following a Data Block, the receiver is permitted to compare the received Data Parity bit to its calculated parity bit. However, the results of such a comparison

must not affect the state of the Lane Error Status register.

• Parity is initialized when a Control SKP Ordered Set is received. However, parity is NOT initialized when a Standard SKP Ordered Set is received.

See Section 4.3.6.7for the definition of First Retimer and Second Retimer, and for Retimer Pseudo Port requirements for parity computation and modification of the First Retimer Data Parity and Second Retimer Data Parity bits of Control SKP Ordered Sets.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

LFSR in Standard SKP Ordered Set

The LFSR value is transmitted to enable trace tools to be able to function even if they need to reacquire block

alignment in the midst of a bit stream. Since trace tools cannot force the link to enter Recovery, they can

reacquire bit lock, if needed, and monitor for the SKP Ordered Set to obtain Block alignment and perform

Lane-to-Lane de-skew. The LFSR value from the SKP Ordered Set can be loaded into its LFSR to start interpreting the bit stream. It must be noted that with a bit stream one may alias to a SKP Ordered Set on a non-Block

boundary. The trace tools can validate their Block alignment by using implementation specific means such as receiving a fixed number of valid packets or Sync Headers or subsequent SKP Ordered Sets.



Table 4-22 StandardSKP Ordered Set with 128b/130b Encoding

|  |  |  |
| --- | --- | --- |
| Symbol Number | Value | Description |
| 0 through (4\*N-1) [N can be  1 through 5] | AAh for 8.0 GT/s and 16.0 GT/sdata rates | SKP Symbol.  Symbol 0 is the SKP Ordered Set identifier. |
| 99h for 32.0 GT/s and higher data rates |
| 4\*N | E1h | SKP\_END Symbol.  Signifies the end of the SKP Ordered Set after three more Symbols. |
| 4\*N + 1 | 00-FFh | (i) If LTSSM state is Polling.Compliance: AAh (ii) Else if prior block was a Data Block:  Bit[7] = Data Parity Bit[6:0] = LFSR[22:16] (iii) Else:  Bit[7] = ~LFSR[22]  Bit[6:0] = LFSR[22:16] |
| 4\*N + 2 | 00-FFh | (i) If the LTSSM state is Polling.Compliance: Error\_Status[7:0] (ii) Else LFSR[15:8] |
| 4\*N + 3 | 00-FFh | (i) If the LTSSM state is Polling.Compliance: ~Error\_Status[7:0] (ii) Else: LFSR[7:0] |

The Control SKP Ordered Set is different from the Standard SKP Ordered Set in the last 4 Symbols. It is used to communicate the parity bits, as computed by each Retimer, in addition to the Data Parity bit computed by the

Upstream/ Downstream Port. It may also be used for Lane Margining at a Retimer’s Receiver, as described below.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 4-23 ControlSKP Ordered Set with 128b/130b Encoding

|  |  |  |
| --- | --- | --- |
| Symbol Number | Value | Description |
| 0 through (4\*N-1)  [N can be  1 through 5] | AAh for 8.0 GT/s and 16.0 GT/s data rates | SKP Symbol.  Symbol 0 is the SKP Ordered Set identifier. |
| 99h for 32.0 GT/s and higher data rates |
| 4\*N | 78h | SKP\_END\_CTL Symbol.  Signifies the end of the Control SKP Ordered Set after three more Symbols. |
| 4\*N + 1 | 00-FFh | Bit 7: **Data Parity**  Bit 6: **First Retimer Data Parity**  Bit 5: **Second Retimer Parity** Bits [4:0]: **Margin CRC** [4:0] |
| 4\*N + 2 | 00-FFh | Bit 7: **Margin Parity**  Bits [6:0]: Refer to[Section 4.2.13.1](#bookmark501) |
| 4\*N + 3 | 00-FFh | Bits [7:0]: Refer to[Section 4.2.13.1](#bookmark502) |

The ‘Margin CRC[4:0]’ is computed from Bits [6:0] in Symbols 4N+2 (referred to as d[6:0] in the equations below, where d[0] is Bit 0 of Symbol 4N+2, d[1] is Bit 1 of Symbol 4N+2, … d[6] is Bit 6 of Symbol 4N+2) and Bits [7:0] of Symbol 4N+3 (referred to as d[14:7],where d[7] is Bit 0 of Symbol 4N+3, d[8] is Bit 1 of Symbol 4N+3, .. d[14] is Bit 7 of Symbol 4N+3) as follows:

Margin CRC[0] = d[0] ^ d[3] ^ d[5] ^ d[6] ^ d[9] ^ d[10] ^ d[11] ^ d[12] ^ d[13] Margin CRC[1] = d[1] ^ d[4] ^ d[6] ^ d[7] ^ d[10] ^ d[11] ^ d[12] ^ d[13] ^ d[14] Margin CRC[2] = d[0] ^ d[2] ^ d[3] ^ d[6] ^ d[7] ^ d[8] ^ d[9] ^ d[10] ^ d[14]

Margin CRC[3] = d[1] ^ d[3] ^ d[4] ^ d[7] ^ d[8] ^ d[9] ^ d[10] ^ d[11]

Margin CRC[4] = d[2] ^ d[4] ^ d[5] ^ d[8] ^ d[9] ^ d[10] ^ d[11] ^ d[12]

’Margin Parity’ is the even parity of Bits [4:0] of Symbol 4N+1, Bits [6:0] of Symbol 4N+2,and Bits [7:0] of Symbol 4N+3

(i.e., Margin Parity = Margin CRC[0] ^ Margin CRC[1] ^ Margin CRC[2] ^ Margin CRC[3] ^ Margin CRC[4] ^ d[0] ^ d[1] ^ d[2] ^ d[3] ^ d[4] ^ d[5] ^ d[6] ^ d[7] ^ d[8] ^ d[9] ^ d[10] ^ d[11] ^ d[12] ^ d[13] ^ d[14]).

The rules for generating and checking the Margin CRC and Margin Parity are described in Section 4.2.1.3 .

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Error Protection in Control SKP Ordered Set

The 21 bits in Symbol 4N+1 (Bits [4:0]), Symbol 4N+2 (Bits[7:0]) and Symbol 4N+3 (Bits[7:0]) is protected by 5 bits of CRC and one bit of parity, leaving 15 bits for information passing. The parity bit provides detection against odd number of bit-flips (e.g., 1-bit, 3-bit), whereas the CRC provides guaranteed detection of 1-bit and 2-bit flips; thus resulting in a triple bit flip detection guarantee over the 21 bits as well as guaranteed detection of burst errors of length 5. The 5-bit CRC is derived from the primitive polynomial: x5 + x2 + 1.

Since these 21 bits are not part of a TLP, repeated delivery of the same content provides delivery guarantee. This is achieved through architected registers. Downstream commands are sent from the Downstream Port, reflecting the contents of an architected register whereas the upstream status that passes the error checking is updated into

a status register in the Downstream Port. Software thus has a mechanism to issue a command and wait for the status to be reflected back before issuing a new command. Thus, these 15 bits of information act as a

micro-packet.



[**4.2.7.3**](4.2.7.3) **Rules for Transmitters**

• All Lanes shall transmit Symbols at the same frequency (the difference between bit rates is 0 ppm within all multi-Lane Links).

• When transmitted, SKP Ordered Sets of the same length shall be transmitted simultaneously on all Lanes of a multi-Lane Link, except as allowed for a [Loopback Slave](#bookmark65)in the [Loopback.Active](#bookmark480) LTSSM State (see[Section](#bookmark75)

[4.2.4.11](#bookmark75)and Table 8-7for the definition of simultaneous in this context).

• The transmitted SKP Ordered Set when using 8b/10b encoding must follow the definition in [Section 4.2.7.1 .](#bookmark493)

• The transmitted SKP Ordered Set when using 128b/130b encoding must follow the definition in [Section 4.2.7.2](#bookmark494)

.

• When using 8b/10b encoding:

。 If the Link is not operating in [SRIS,](#bookmark77) or the bit corresponding to the current Link speed is Set in the Enable Lower SKP OS Generation Vector field and the LTSSM is in L0, a SKP Ordered Set must be scheduled for transmission at an interval between 1180 and 1538 Symbol Times.

。 If the Link is operating in [SRIS](#bookmark77)and either the bit corresponding to the current Link speed is Clear in the Enable Lower SKP OS Generation Vector field or the LTSSM is not in L0, a SKP Ordered Set must be scheduled for transmission at an interval of less than 154 Symbol Times.

• When using 128b/130b encoding:

。 If the Link is not operating in [SRIS,](#bookmark77) or the bit corresponding to the current Link speed is Set in the Enable Lower SKP OS Generation Vector field and the LTSSM is in L0, a SKP Ordered Set must be

scheduled for transmission at an interval between 370 and 375 Blocks.[Loopback Slaves](#bookmark65)must meet this requirement until they start looping back the incoming bit stream.

。 If the Link is operating in [SRIS](#bookmark77)and either the bit corresponding to the current Link speed is Clear in the Enable Lower SKP OS Generation Vector field or the LTSSM is not in L0, a SKP Ordered Set must be scheduled for transmission at an interval less than 38 Blocks.[Loopback Slaves](#bookmark65) must meet this

requirement until they start looping back the incoming bit stream.

。 When the LTSSM is in the Loopback state and the Link is not operating in [SRIS,](#bookmark77) the [Loopback Master](#bookmark65) must schedule two SKP Ordered Sets to be transmitted, at most two Blocks apart from each other, at

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

an interval between 370 to 375 blocks. For data rates of 32.0 GT/s or higher, the [Loopback Master](#bookmark134)is permitted to have an EIEOSQ between the two SKP Ordered Sets.

。 When the LTSSM is in the Loopback state and the Link is operating in [SRIS,](#bookmark77) the [Loopback Master](#bookmark134) must schedule two SKP Ordered Sets to be transmitted, at most two Blocks apart from each other, at an

interval of less than 38 Blocks. For data rates of 32.0 GT/s or higher, the [Loopback Master](#bookmark134)is permitted to have an EIEOSQ between the two SKP Ordered Sets.

。 The Control SKP Ordered Set is transmitted only at the following times:

▪ When the data rate is 16.0 GT/s or higher and transmitting a Data Stream. SKP Ordered Sets transmitted within a Data Stream must alternate between the Standard SKP Ordered Set and the Control SKP Ordered Set.

▪ When the current data rate is 16.0 GT/s or higher and the LTSSM enters the

Configuration.Idle state or Recovery.Idle state. See sections 4.2.6.3.6 and 4.2.6.4.5 for more information. Transmission of this instance of the Control SKP Ordered Set is not subject to any minimum scheduling interval requirements described above. Transmitters are

permitted, but not required, to reset their SKP Ordered Set scheduling interval timer after transmitting this instance of the Control SKP Ordered Set.

• Scheduled SKP Ordered Sets shall be transmitted if a packet or Ordered Set is not already in progress,

otherwise they are accumulated and then inserted consecutively at the next packet or Ordered Set boundary. Note: When using 128b/130b encoding, SKP Ordered Sets cannot be transmitted in consecutive Blocks within a Data Stream. See Section 4.2.2.3.2for more information.

• SKP Ordered Sets do not count as an interruption when monitoring for consecutive Symbols or Ordered Sets (e.g., eight consecutive TS1 Ordered Sets in Polling.Active).

• When using 8b/10b encoding: SKP Ordered Sets must not be transmitted while the Compliance Pattern or the Modified Compliance Pattern (see[Section 4.2.8](#bookmark503)) is in progress during Polling.Compliance if the Compliance SOS bit of the Link Control 2 register is 0b. If the Compliance SOS bit of the Link Control 2 register is 1b, two

consecutive SKP Ordered Sets must be sent (instead of one) for every scheduled SKP Ordered Set time interval while the Compliance Pattern or the Modified Compliance Pattern is in progress when using 8b/10b encoding.

• When using 128b/130b encoding: The Compliance SOS register bit has no effect. While in Polling.Compliance, Transmitters must not transmit any SKP Ordered Sets other than those specified as part of the Modified

Compliance Pattern in [Section 4.2.11 .](#bookmark504)

• Any and all time spent in a state when the Transmitter is electrically idle does not count in the scheduling interval used to schedule the transmission of SKP Ordered Sets.

• It is recommended that any counter(s) or other mechanisms used to schedule SKP Ordered Sets be reset any time when the Transmitter is electrically idle.

[**4.2.7.4**](4.2.7.4) **Rules for Receivers**

• Receivers shall recognize received SKP Ordered Sets as defined in[Section 4.2.7.1](#bookmark493)when using 8b/10b encoding and as defined in [Section 4.2.7.2](#bookmark494)when using 128b/130b encoding.

。 The length of the received SKP Ordered Sets shall not vary from Lane-to-Lane in a multi-Lane Link, except as may occur during Loopback.Active.

• Receivers shall be tolerant to receive and process SKP Ordered Sets at an average interval between 1180 to

1538 Symbol Times when using 8b/10b encoding and 370 to 375 blocks when using 128b/130b encoding when the Link is not operating in [SRIS](#bookmark77)or its bit for the current Link speed is Set in the Lower SKP OS Reception

Supported Speeds Vector field. Receivers shall be tolerant to receive and process SKP Ordered Sets at an average interval of less than 154 Symbol Times when using 8b/10b encoding and less than 38 blocks when using 128b/130b encoding when the Link is operating in [SRIS.](#bookmark77)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 Note: Since Transmitters in electrical idle are not required to reset their mechanism for time-based

scheduling of SKP Ordered Sets, Receivers shall be tolerant to receive the first time-scheduled SKP

Ordered Set following electrical idle in less than the average time interval between SKP Ordered Sets.

• For 8.0 GT/s and above data rates, in L0 state, Receivers must check that each SKP Ordered Set is preceded by a Data Block with an EDS token.

• Receivers shall be tolerant to receive and process consecutive SKP Ordered Sets in 2.5 GT/s and 5.0 GT/s data rates.

。 Receivers shall be tolerant to receive and process SKP Ordered Sets that have a maximum separation dependent on the Max\_Payload\_Size a component supports. For 2.5 GT/s and 5.0 GT/s data rates, the formula for the maximum number of Symbols (N) between SKP Ordered Sets is: N = 1538 +

(Max\_payload\_size\_byte+28). For example, if Max\_Payload\_Size is 4096 bytes, N = 1538 + 4096 + 28 = 5662.

**4.2.8 Compliance Pattern in 8b/10b Encoding**

During Polling, the Polling.Compliance substate must be entered from Polling.Active based on the conditions described in [Section 4.2.6.2.1](#bookmark182). The compliance pattern consists of the sequence of 8b/10bSymbols K28.5, D21.5, K28.5,and D10.2 repeating. The Compliance sequence is as follows:

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Symbol | K28.5 | D21.5 | K28.5 | D10.2 |
| Current Disparity | Negative | Positive | Positive | Negative |
| Pattern | 0011111010 | 1010101010 | 1100000101 | 0101010101 |

The first Compliance sequence Symbol must have negative disparity. It is permitted to create a disparity error to align the running disparity to the negative disparity of the first Compliance sequence Symbol.

For any given device that has multiple Lanes, every eighth Lane is delayed by a total of four Symbols. A two Symbol

delay occurs at both the beginning and end of the four Symbol Compliance Pattern sequence. A x1 device, or a xN device operating a Link in x1 mode, is permitted to include the Delay Symbols with the Compliance Pattern.

This delay sequence on every eighth Lane is then:

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Symbol: | D | D | K28.5 | D21.5 | K28.5 | D10.2 | D | D |

Where D is a K28.5 Symbol. The first D Symbol has negative disparity to align the delay disparity with the disparity of the Compliance sequence.

After the eight Symbols are sent, the delay Symbols are advanced to the next Lane, until the delay Symbols have been sent on all eight lanes. Then the delay Symbols cycle back to Lane 0, and the process is repeated. It is permitted to

advance the delay sequence across all eight lanes, regardless of the number of lanes detected or supported. An illustration of this process is shown below:

|  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Lane 0 | D | D | K28.5- | D21.5 | K28.5+ | D10.2 | D | D | K28.5- | D21.5 | K28.5+ | D10.2 |
| Lane 1 | K28.5- | D21.5 | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 | D | D | K28.5- | D21.5 |
| Lane 2 | K28.5- | D21.5 | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 |
| Lane 3 | K28.5- | D21.5 | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 |
| Lane 4 | K28.5- | D21.5 | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Lane 5 | K28.5- | D21.5 | | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 |
| Lane 6 | K28.5- | D21.5 | | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 |
| Lane 7 | K28.5- | D21.5 | | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 |
| Lane 8 | D | D | | K28.5- | D21.5 | K28.5+ | D10.2 | D | D | K28.5- | D21.5 | K28.5+ | D10.2 |
| Lane 9 | K28.5- | D21.5 | | K28.5+ | D10.2 | K28.5- | D21.5 | K28.5+ | D10.2 | D | D | K28.5- | D21.5 |
| Key: | **K28.5- K28.5+ D21.5 D10.2 D** | | COM when disparity is negative, specifically: “0011111010” COM when disparity is positive, specifically: “1100000101” Out of phase data Symbol, specifically: “1010101010”  Out of phase data Symbol, specifically: “0101010101” Delay Symbol K28.5 (with appropriate disparity) | | | | | | | | | | |

This sequence of delays ensures interference between adjacent Lanes, enabling measurement of the compliance pattern under close to worst-case Inter-Symbol Interference and cross-talk conditions.

**4.2.9 Modified Compliance Pattern in 8b/10b Encoding**

The Modified Compliance Pattern consists of the same basic Compliance Pattern sequence (see[Section 4.2.8)](#bookmark505) with one change. Two identical error status Symbols followed by two K28.5 are appended to the basic Compliance sequence of 8b/10b Symbols (K28.5, D21.5, K28.5,and D10.2) to form the Modified Compliance Sequence of (K28.5, D21.5, K28.5,

D10.2, error status Symbol, error status Symbol, K28.5, K28.5). The first Modified Compliance Sequence Symbol must

have negative disparity. It is permitted to create a disparity error to align the running disparity to the negative disparity of the first Modified Compliance Sequence Symbol. For any given device that has multiple Lanes, every eighth Lane is

moved by a total of eight Symbols. Four Symbols of K28.5 occurs at the beginning and another four Symbols of K28.7

occurs at the end of the eight Symbol Modified Compliance Pattern sequence. The first D Symbol has negative disparity to align the delay disparity with the disparity of the Modified Compliance Sequence. After the 16 Symbols are sent, the delay Symbols are advanced to the next Lane, until the delay Symbols have been sent on all eight lanes. Then the delay Symbols cycle back to Lane 0, and the process is repeated. It is permitted to advance the delay sequence across all eight lanes, regardless of the number of lanes detected or supported. A x1 device, or a xN device operating a Link in x1 mode, is permitted to include the Delay symbols with the Modified Compliance Pattern.

An illustration of the Modified Compliance Pattern is shown in [Table 4-24 .](#bookmark506) Note: This table was “wrapped” to allow it to fit on the page.

Table 4-24 Illustration of Modified Compliance Pattern

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Lane0 | D | D | D | D | K28.5- | D21.5 | K28.5+ | D10.2 | ERR | *➜* next row |
| prev row *➜* | ERR | K28.5- | K28.5+ | K28.7- | K28.7- | K28.7- | K28.7- | K28.5- | D21.5 |
| Lane1 | K28.5- | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | *➜* next row |
| prev row *➜* | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | D | D |
| Lane2 | K28.5- | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | *➜* next row |
| prev row *➜* | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | D21.5 |
| Lane3 | K28.5- | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | *➜* next row |
| prev row *➜* | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | D21.5 |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Lane4 | K28.5- | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | *➜* next row |
| prev row *➜* | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | D21.5 |
| Lane5 | K28.5- | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | *➜* next row |
| prev row *➜* | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | D21.5 |
| Lane6 | K28.5- | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | *➜* next row |
| prev row *➜* | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | D21.5 |
| Lane7 | K28.5- | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | *➜* next row |
| prev row *➜* | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | D21.5 |
| Lane8 | D | D | D | D | K28.5- | D21.5 | K28.5+ | D10.2 | ERR | *➜* next row |
| prev row *➜* | ERR | K28.5- | K28.5+ | K28.7- | K28.7- | K28.7- | K28.7- | K28.5- | D21.5 |
| Lane9 | K28.5- | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | K28.5- | *➜* next row |
| prev row *➜* | D21.5 | K28.5+ | D10.2 | ERR | ERR | K28.5- | K28.5+ | D | D |
| Key: | **K28.5- K28.5+ D21.5 D10.2 D**  **ERR**  **K28.7-**  *➜***next row prev row** *➜* | COM when disparity is negative, specifically: “0011111010” COM when disparity is positive, specifically: “1100000101” Out of phase data Symbol specifically: “1010101010”  Out of phase data Symbol, specifically: “0101010101” Delay Symbol K28.5 (with appropriate disparity)  error status Symbol (with appropriate disparity)  EIE when disparity is negative, specifically “0011111000”  This table was wrapped so it fits on the page. The column after *➜* next row is the one following prev row *➜* | | | | | | | | |

The reason two identical error Symbols are inserted instead of one is to ensure disparity of the 8b/10b sequence is not impacted by the addition of the error status Symbol.

All other Compliance pattern rules are identical (i.e., the rules for adding delay Symbols) so as to preserve all the crosstalk characteristics of the Compliance Pattern.

The error status Symbol is an 8b/10b data Symbol, maintained on a per-Lane basis, and defined in 8-bit domain in the following way:

• Receiver Error Count (Bits 6:0) - Incremented on every Receiver error after the Pattern Lock bit becomes asserted.

• Pattern Lock (Bit 7) - Asserted when the Lane locks to the incoming Modified Compliance Pattern.

**4.2.10 Compliance Pattern in 128b/130b Encoding**

The compliance pattern consists of the following repeating sequence of 36 or 37 Blocks

1. One block with a Sync Header of 01b followed by a 128-bit unscrambled payload of 64 1’s followed by 64 0’s

2. One block with a Sync Header of 01b followed by a 128-bit unscrambled payload of the following:

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | Lane No  modulo 8  =0 | Lane No  modulo 8  =1 | Lane No  modulo 8  =2 | Lane No  modulo 8  =3 | Lane No  modulo 8  =4 | Lane No  modulo 8  =5 | Lane No  modulo 8  =6 | Lane No  modulo 8  =7 |
| Symbol 0 | 55h | FFh | FFh | FFh | 55h | FFh | FFh | FFh |
| Symbol 1 | 55h | FFh | FFh | FFh | 55h | FFh | FFh | FFh |
| Symbol 2 | 55h | 00h | FFh | FFh | 55h | FFh | FFh | FFh |
| Symbol 3 | 55h | 00h | FFh | FFh | 55h | FFh | F0h | F0h |
| Symbol 4 | 55h | 00h | FFh | C0h | 55h | FFh | 00h | 00h |
| Symbol 5 | 55h | 00h | C0h | 00h | 55h | E0h | 00h | 00h |
| Symbol 6 | 55h | 00h | 00h | 00h | 55h | 00h | 00h | 00h |
| Symbol 7 | {P,~P} | {P,~P} | {P,~P} | {P,~P} | {P,~P} | {P,~P} | {P,~P} | {P,~P} |
| Symbol 8 | 00h | 1Eh | 2Dh | 3Ch | 4Bh | 5Ah | 69h | 78h |
| Symbol 9 | 00h | 55h | 00h | 00h | 00h | 55h | 00h | F0h |
| Symbol 10 | 00h | 55h | 00h | 00h | 00h | 55h | 00h | 00h |
| Symbol 11 | 00h | 55h | 00h | 00h | 00h | 55h | 00h | 00h |
| Symbol 12 | 00h | 55h | 0Fh | 0Fh | 00h | 55h | 07h | 00h |
| Symbol 13 | 00h | 55h | FFh | FFh | 00h | 55h | FFh | 00h |
| Symbol 14 | 00h | 55h | FFh | FFh | 7Fh | 55h | FFh | 00h |
| Symbol 15 | 00h | 55h | FFh | FFh | FFh | 55h | FFh | 00h |
| Key: | **P** Indicates the 4-bit encoding of the Transmitter preset value being used. **~P** Indicates the bit-wise inverse of P. | | | | | | | |

3. One block with a Sync Header of 01b followed by a 128-bit unscrambled payload of the following:

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | Lane No  modulo 8  =0 | Lane No  modulo 8  =1 | Lane No  modulo 8  =2 | Lane No  modulo 8  =3 | Lane No  modulo 8  =4 | Lane No  modulo 8  =5 | Lane No  modulo 8  =6 | Lane No  modulo 8  =7 |
| Symbol 0 | FFh | FFh | 55h | FFh | FFh | FFh | 55h | FFh |
| Symbol 1 | FFh | FFh | 55h | FFh | FFh | FFh | 55h | FFh |
| Symbol 2 | FFh | FFh | 55h | FFh | FFh | FFh | 55h | FFh |
| Symbol 3 | F0h | F0h | 55h | F0h | F0h | F0h | 55h | F0h |
| Symbol 4 | 00h | 00h | 55h | 00h | 00h | 00h | 55h | 00h |
| Symbol 5 | 00h | 00h | 55h | 00h | 00h | 00h | 55h | 00h |
| Symbol 6 | 00h | 00h | 55h | 00h | 00h | 00h | 55h | 00h |
| Symbol 7 | {P,~P} | {P,~P} | {P,~P} | {P,~P} | {P,~P} | {P,~P} | {P,~P} | {P,~P} |



Page 391

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | Lane No  modulo 8  =0 | Lane No  modulo 8  =1 | Lane No  modulo 8  =2 | Lane No  modulo 8  =3 | Lane No  modulo 8  =4 | Lane No  modulo 8  =5 | Lane No  modulo 8  =6 | Lane No  modulo 8  =7 |
| Symbol 8 | 00h | 1Eh | 2Dh | 3Ch | 4Bh | 5Ah | 69h | 78h |
| Symbol 9 | 00h | 00h | 00h | 55h | 00h | 00h | 00h | 55h |
| Symbol 10 | 00h | 00h | 00h | 55h | 00h | 00h | 00h | 55h |
| Symbol 11 | 00h | 00h | 00h | 55h | 00h | 00h | 00h | 55h |
| Symbol 12 | FFh | 0Fh | 0Fh | 55h | 0Fh | 0Fh | 0Fh | 55h |
| Symbol 13 | FFh | FFh | FFh | 55h | FFh | FFh | FFh | 55h |
| Symbol 14 | FFh | FFh | FFh | 55h | FFh | FFh | FFh | 55h |
| Symbol 15 | FFh | FFh | FFh | 55h | FFh | FFh | FFh | 55h |
| Key: | **P** Indicates the 4-bit encoding of the Transmitter preset being used. **~P** Indicates the bit-wise inverse of P. | | | | | | | |

4. One EIEOSQ

5. 32 Data Blocks, each with a payload of 16 IDL data Symbols (00h) scrambled

**IMPLEMENTATION NOTE**

First Two Blocks of the Compliance Pattern

The first block is a very low frequency pattern to help with measurement of the preset settings. The second block is to notify the Lane number and preset encoding the compliance pattern is using along with ensuring the entire compliance pattern is DC Balanced.



The payload in each Data Block is the output of the scrambler in that Lane (i.e., input data is 0b). The scrambler does not advance during the Sync Header bits. The scrambler is initialized when an EIEOS is transmitted. The Lane numbers used to determine the scrambling LFSR seed value depend on how Polling.Compliance is entered. If it is entered due to the

Enter Compliance bit in the Link Control 2 register being set, then the Lane numbers are the numbers that were assigned to the Lanes and the Receiver Lane polarity to be used on each Lane is the Lane polarity inversion that was used in the most recent time that [LinkUp](#bookmark142)was 1b. If a Lane was not part of the configured Link at that time, and for all other methods of entering Polling.Compliance, the Lane numbers are the default numbers assigned by the Port. These default numbers must be unique. For example, each Lane of a x16 Link must be assigned a unique Lane number between 0 to 15. The

Data Blocks of the compliance pattern do not form a Data Stream and hence are exempt from the requirement of transmitting an SDS Ordered Set or EDS Token during Ordered Set Block to Data Block transition and vice-versa.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0



**IMPLEMENTATION NOTE**

Ordered Sets in Compliance and Modified Compliance Patterns in 128b/130b Encoding

The various Ordered Sets (e.g., EIEOS and SKP OS) follow the Ordered Set definition corresponding to the current Data Rate of operation. For example, at 32.0 GT/s Data Rate, the EIEOS is the 32.0 GT/sEIEOS; at 16.0 GT/s Data

Rate,the EIEOS is the 16.0 GT/sEIEOS; whereas at 8.0 GT/s Data Rate, the EIEOS is the 8.0 GT/s EIEOS defined earlier. As defined in [Section 4.2.7 ,](#bookmark459) the SKP Ordered Set is the Standard SKP Ordered Set.

**4.2.11 Modified Compliance Pattern in 128b/130b Encoding**

The modified compliance pattern, when not operating in [SRIS,](#bookmark77) consists of repeating the following sequence of 65792 or

65793 Blocks:

1. One [EIEOSQ](#bookmark7)

2. 256 Data Blocks, each with a payload of 16 Idle data Symbols (00h), scrambled

3. 255 sets of the following sequence: i. One [SKP Ordered Set](#bookmark459)

ii. 256 Data Blocks, each with a payload of 16 Idle data Symbols (00h), scrambled

The modified compliance pattern, when operating in [SRIS,](#bookmark77) consists of repeating the following sequence of 67585 or

67586 Blocks:

1. One [EIEOSQ](#bookmark7)

2. 2048 sets of the following sequence: i. One [SKP Ordered Set](#bookmark459)

ii. 32 Data Blocks, each with a payload of 16 Idle data Symbols (00h), scrambled

The payload in each Data Block is the output of the scrambler in that Lane (i.e., input data is 0b). The scrambler does not advance during the Sync Header bits. The scrambler is initialized when an [EIEOS](#bookmark6)is transmitted. The Lane numbers used to determine the scrambling LFSR seed value depend on how [Polling.Compliance](#bookmark151)is entered. If it is entered due to the

Enter Compliance bit in the Link Control 2 register being set, then the Lane numbers are the numbers that were assigned to the Lanes and the Receiver Lane polarity to be used on each Lane is the Lane polarity inversion used in the most

recent time that [LinkUp](#bookmark142)was 1b. If a Lane was not part of the configured Link at that time, and for all other methods of entering [Polling.Compliance,](#bookmark151) the Lane numbers are the default numbers assigned by the Port. These default numbers must be unique. For example, each Lane of a x16 Link must be assigned a unique Lane number from 0 to 15. The Data Blocks of the modified compliance pattern do not form a Data Stream and hence are exempt from the requirement of transmitting an[SDS Ordered Set](#bookmark59)or EDS Tokenduring Ordered Set Block to Data Block transition and vice-versa.

**4.2.12 Jitter Measurement Pattern in 128b/130b**

The jitter measurement pattern consists of repeating the following Block:

• Sync Header of 01b followed by a 128-bit unscrambled payload of 16 Symbols of 55h

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

This generates a pattern of alternating 1s and 0s for measuring the transmitter’sjitter.

**4.2.13 Lane Margining at Receiver**

Lane Margining at Receiver, as defined in this Section, is mandatory for all Ports supporting a data rate of 16.0 GT/s or higher, including Pseudo Ports (Retimers). Lane Margining at Receiver enables system software to obtain the margin

information of a given Receiver while the Link is in the L0 state. The margin information includes both voltage and time, in either direction from the current Receiver position. For all Ports that implement Lane Margining at Receiver, Lane

Margining at Receiver for timing is required, while support of Lane Margining at Receiver for voltage is optional at 16.0 GT/s and required at 32.0 GT/s and higher data rates.

Lane Margining at Receiver begins when a[Margin Command](#bookmark507)is received, the Link is operating at 16.0 GT/s Data Rate or higher, and the Link is in L0 state. Lane Margining at Receiver ends when either a [Go to Normal Settings](#bookmark508)command is

received, the Link changes speed, or the Link exits either the L0 or Recovery states. Lane Margining at Receiver optionally ends when certain error thresholds are exceeded. Lane Margining at Receiver is is permitted to be suspended while the Link is in Recovery for independent samplers.

Lane Margining at Receiver is not supported by PCIe Links operating at 2.5 GT/s, 5.0 GT/s, or 8.0 GT/s.

Software uses the per-LaneMargining Lane Control Registerand Margining Lane Status Registerin each Port (Downstream or Upstream) for sending [Margin Commands](#bookmark509)and obtaining margin status information for the

corresponding Receiver associated with the Port. For the Retimers, the commands to get information about the

Receiver's capabilities and status and the commands to margin the Receiver are conveyed in the Control SKP Ordered Sets in the Downstream direction. The status and error reporting of the target Retimer Receiver is conveyed in the

Control SKP Ordered Sets in the Upstream direction. Software controls margining in the Receiver of a Retimer by writing to the appropriate bits in the Margining Lane Control Registerin the Downstream Port. The Downstream Port also

updates the status information conveyed by the Retimer(s) in the Link through the Control SKP Ordered Set into its Margining Lane Status Register.

[**4.2.13.1**](4.2.13.1) **Receiver Number, Margin Type, Usage Model, and Margin Payload Fields**

The contents of the four command fields of the Margining Lane Control Registerin the Downstream Port are always

reflected in the identical fields in the Downstream Control SKP Ordered Sets. The contents of the Upstream Control SKP Ordered Set received in the Downstream Port is always reflected in the corresponding status fields of theMargining Lane Status Registerin the Downstream Port. The following table provides the bit placement of these fields in the Control SKP Ordered Set.

Table 4-25 Margin Command Related Fields in the ControlSKP Ordered Set

|  |  |  |
| --- | --- | --- |
| Symbol | Description | |
| [Usage Model](#bookmark511)= 0b | [Usage Model](#bookmark512)≠0b |
| 4\*N + 2 | Bit 7:[Margin Parity](#bookmark500) (see [Table 4-23)](#bookmark498)  Bit 6: **Usage Model** = 0b: Lane Margining at Receiver Bits [5:3]: **Margin Type**  Bits [2:0]: **Receiver Number** | Bit 7:[Margin Parity](#bookmark500) (see [Table 4-23)](#bookmark498)  Bit 6:[Usage Model](#bookmark512) = 1b: Reserved Encoding Bits [5:0]: Reserved |
| 4\*N + 3 | Bits [7:0]: **Margin Payload** | Bits [7:0]: Reserved |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[Usage Model](#bookmark512): An encoding of 0b indicates that the usage model is Lane Margining at Receiver. An encoding of 1b in this field is reserved for future usages.

If the [Usage Model](#bookmark512)field is 1b, Bits [5:0] of Symbol 4N+2 and Bits [7:0] of Symbol 4N+3 are Reserved.

When evaluating received Control SKP Ordered Set for Margin Commands, all Receivers that do not comprehend the

usage associated with [Usage Model](#bookmark512)= 1b are required to ignore Bits[5:0] of Symbol 4N+2 and Bits[7:0] of Symbol 4N+3 of the Control SKP Ordered Set, if the [Usage Model](#bookmark512)field is 1b.

**IMPLEMENTATION NOTE**

Potential future usage of Control SKP Ordered Set

The intended usage for the 15 bits of information in the Control SKP Ordered Set, as defined in [Table 4-25](#bookmark510)is Lane Margining at Receiver. However a single bit (Bit 7 of Symbol 4N+2) is Reserved for any future usage beyond Lane Margining at Receiver. If such a usage is defined in the future, this bit will be set to 1band the remaining 14 bits can be defined as needed by the new usage model. Alternatively, Symbol 4N could use a different encoding than 78h for any future usage, permitting all bits in Symbols 4N+1, 4N+2, and 4N+3 to be defined for that usage model.



[Receiver Number:](#bookmark514) Receivers are identified in [Figure 4-35](#bookmark516). The following[Receiver Number](#bookmark514)encodings are used in the Downstream Port for Margin Commands targeting that Downstream Port or a Retimer below that Downstream Port:

**000b**

Broadcast (Downstream Port Receiver and all Retimer Pseudo Port Receivers)

**001b**

Rx(A) (Downstream Port Receiver)

**010b**

Rx(B) (Retimer X or Z Upstream Pseudo Port Receiver)

**011b**

Rx(C) (Retimer X or Z Downstream Pseudo Port Receiver)

**100b**

Rx(D) (RetimerY Upstream Pseudo Port Receiver)

**101b**

Rx(E) (RetimerY Downstream Pseudo Port Receiver)

**110b**

Reserved

**111b**

Reserved

The following[Receiver Number](#bookmark514)encodings are used in the Upstream Port for Margin Commands targeting that Upstream Port:

**000b 001b 010b**

Broadcast (Upstream Port Receiver) Reserved

Reserved

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**011b 100b 101b 110b 111b**

Reserved Reserved Reserved

Rx (F) (Upstream Port Receiver) Reserved

|  |
| --- |
| Upstream Component  Downstream Port  Tx(A) Rx(A) |

|  |
| --- |
| Rx(B) Tx(B)  Retimer X  Tx(C) Rx(C) |

|  |
| --- |
| Rx(D) Tx(D) Retimer Y  Tx(E) Rx(E) |

|  |
| --- |
| Rx(F) Tx(F)  Downstream Component  Upstream Port |

(Link with Two Retimers)

|  |  |
| --- | --- |
| Upstream Component  Downstream Port  Tx(A) Rx(A) | |
|  |  |
| Rx(B) Tx(B)  Retimer Z  Tx(C) Rx(C) | |
|  |  |
| Rx(F) Tx(F)  Downstream Component  Upstream Port | |

(Link with One Retimer)

|  |  |
| --- | --- |
| Upstream Component  Downstream Port  Tx(A) Rx(A) | |
|  | ▲ |
| Rx(F) Tx(F)  Downstream Component  Upstream Port | |

(Link with no Retimers)

(Various System Topologies with or without Retimers)

Figure 4-35 Receiver Number Assignment

[Margin Type](#bookmark513)and [Margin Payload](#bookmark515): The [Margin Type](#bookmark512)field together with a valid[Receiver Number](#bookmark514)(s), associated with the

[Margin Type](#bookmark512)encoding, and specific [Margin Payload](#bookmark515)field define various commands used for margining (referred to as

**Margin Command**).[Table 4-26](#bookmark517)defines the encodings of valid[Margin Commands](#bookmark509)along with the corresponding

responses, used in both the Control SKP Ordered Sets as well as the Margining Lane Control Registerand Margining Lane Status Register. Margin commands that are always broadcast will use the broadcast encoding for the [Receiver Number,](#bookmark514) even when only one Receiver is the target (e.g., UP or a DP in a Link with no Retimers). The [Receiver Number](#bookmark514)field in the response to a [Margin Command](#bookmark509)other than [No Command](#bookmark518)reflects the number of the Receiver that is responding, even for a [Margin Command](#bookmark509)that is broadcast. The [Margin Commands](#bookmark509)go Downstream whereas the responses go Upstream in the Control SKP Ordered Sets. The responses reflect the [Margin Type](#bookmark512)to which the target Receiver is responding. The

[Receiver Number](#bookmark514)field of the response corresponds to the target Receiver that is responding. The various parameters such as M SampleCountused here are defined in Section 8.4.4. All the unused encodings described below are Reserved and must not considered to be a valid[Margin Command.](#bookmark509)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0


Table 4-26 Margin Commands and Corresponding Responses

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Command | | | | Response | |
| [Margin Command](#bookmark507) | [Margin](#bookmark513)  [Type](#bookmark513)  [2:0] | Valid  [Receiver](#bookmark514)  [Number](#bookmark514)(s)  [2:0] | [Margin Payload](#bookmark515) [7:0] | [Margin](#bookmark513)  [Type](#bookmark513)  [2:0] | [Margin Payload](#bookmark515) [7:0] |
| **No Command** | 111b | 000b | 9Ch  [(No Command](#bookmark520)is also an independent command in Upstream direction. The expected Response is[No Command](#bookmark520)with the [Receiver Number](#bookmark514)= 000b.) | | |
| **Access Retimer register** (Optional) | 001b | 010b, 100b | Register offset in bytes:  00h - 87h, A0h - FFh | 001b | Register value, if supported. Target Receiver on  Retimer returns 00h if it does not support accessing its registers. |
| **Report Margin**  **Control Capabilities** | 001b | 001b  through  110b | 88h | 001b | [Margin Payload](#bookmark515)[7:5] = Reserved;  [Margin Payload](#bookmark515)[4:0] = {M IndErrorSampler,  M SampleReportingMethod,M IndLeftRightTiming,  M IndUpDownVoltage,M VoltageSupported} |
| **Report**  **M NumVoltageSteps** | 001b | 001b  through  110b | 89h | 001b | [Margin Payload](#bookmark515) [7] = Reserved  [Margin Payload](#bookmark515)[6:0] =M NumVoltageSteps |
| **Report**  **M NumTimingSteps** | 001b | 001b  through  110b | 8Ah | 001b | [Margin Payload](#bookmark515) [7:6] = Reserved  [Margin Payload](#bookmark515) [5:0] =M NumTimingSteps |
| **Report**  **M MaxTimingOffset** | 001b | 001b  through  110b | 8Bh | 001b | [Margin Payload](#bookmark515) [7] = Reserved  [Margin Payload](#bookmark515)[6:0] =M MaxTimingOffset |
| **Report**  **M MaxVoltageOffset** | 001b | 001b  through  110b | 8Ch | 001b | [Margin Payload](#bookmark515) [7] = Reserved  [Margin Payload](#bookmark515)[6:0] =M MaxVoltageOffset |
| **Report**  **M SamplingRateVoltage** | 001b | 001b  through  110b | 8Dh | 001b | [Margin Payload](#bookmark515) [7:6] = Reserved  [Margin Payload](#bookmark515)[5:0] = {M SamplingRateVoltage [5:0]} |
| **Report**  **M SamplingRateTiming** | 001b | 001b  through  110b | 8Eh | 001b | [Margin Payload](#bookmark515) [7:6] = Reserved  [Margin Payload](#bookmark515)[5:0] = {M SamplingRateTiming [5:0]} |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Command | | | | Response | |
| [Margin Command](#bookmark507) | [Margin](#bookmark513)  [Type](#bookmark513)  [2:0] | Valid  [Receiver](#bookmark514)  [Number](#bookmark514)(s)  [2:0] | [Margin Payload](#bookmark515) [7:0] | [Margin](#bookmark513)  [Type](#bookmark513)  [2:0] | [Margin Payload](#bookmark515) [7:0] |
| **Report M SampleCount** | 001b | 001b  through  110b | 8Fh | 001b | [Margin Payload](#bookmark515) [7] = Reserved  [Margin Payload](#bookmark515)[6:0] =M SampleCount |
| **Report M MaxLanes** | 001b | 001b  through  110b | 90h | 001b | [Margin Payload](#bookmark515) [7:5] = Reserved [Margin Payload](#bookmark515)[4:0] =M MaxLanes |
| **Report Reserved** | 001b | 001b  through  110b | 91-9Fh | 001b | [Margin Payload](#bookmark515)[7:0] = Reserved |
| **Set Error Count Limit** | 010b | 001b  through  110b | [Margin Payload](#bookmark515) [7:6] = 11b  [Margin](#bookmark515)  [Payload](#bookmark515)[5:0] =  **Error Count Limit** | 010b | [Margin Payload](#bookmark515) [7:6] = 11b  [Margin Payload](#bookmark515)[5:0] =[Error Count Limit](#bookmark521) registered by the target Receiver |
| **Go to Normal Settings** | 010b | 000b  through  110b | 0Fh | 010b | 0Fh |
| **Clear Error Log** | 010b | 000b  through  110b | 55h | 010b | 55h |
| **Step Margin to timing**  **offset to right/left of**  **default** | 011b | 001b  through  110b | See [Section](#bookmark524) [4.2.13.1.2](#bookmark525) | 011b | [Margin Payload](#bookmark515)[7:6] =  Step Margin Execution Status (see[Section 4.2.13.1.1](#bookmark526) )  [Margin Payload](#bookmark515)[5:0] =M ErrorCount |
| **Step Margin to**  **voltage offset to up/**  **down of default** | 100b | 001b  through  110b | See [Section](#bookmark528) [4.2.13.1.2](#bookmark529) | 100b | [Margin Payload](#bookmark515)[7:6] =  Step Margin Execution Status (see[Section 4.2.13.1.1](#bookmark530) )  [Margin Payload](#bookmark515)[5:0] =M ErrorCount |
| **Vendor Defined** | 101b | 001b  through  110b | Vendor Defined | 101b | Vendor Defined |

Note:



Page 398

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Command | | | | Response | |
| [Margin Command](#bookmark507) | [Margin](#bookmark513)  [Type](#bookmark513)  [2:0] | Valid  [Receiver](#bookmark514)  [Number](#bookmark514)(s)  [2:0] | [Margin Payload](#bookmark515) [7:0] | [Margin](#bookmark513)  [Type](#bookmark513)  [2:0] | [Margin Payload](#bookmark515) [7:0] |

1. The term **Step Margin** command is used to refer to either a[Step Margin to timing offset to right/left of default](#bookmark523)or a [Step](#bookmark527) [Margin to voltage offset to up/down of default](#bookmark527)command.



**4.2.13.1.1 Step Margin Execution Status**

The **Step Margin Execution Status** used in [Table 4-26](#bookmark519)is a 2-bit field defined as follows:

**11b**

NAK. Indicates that an unsupported Lane Margining command was issued. For example,timing margin beyond ±0.2 UI.M ErrorCount is 0.

**10b**

Margining in progress. The Receiver is executing a[Step Margin](#bookmark531)command.M ErrorCount reflects the number of errors detected as defined in Section 8.4.4 .

**01b**

Set up for margin in progress. This indicates the Receiver is getting ready but has not yet started executing a[Step](#bookmark531) [Margin](#bookmark531)command.M ErrorCountis 0.

**00b**

Too many errors - Receiver autonomously went back to its default settings.M ErrorCount reflects the number of errors detected as defined in Section 8.4.4. Note that M ErrorCount might be greater than Error Count Limit.

**4.2.13.1.2 Margin Payload for Step Margin Commands**

For the[Step Margin to timing offset to right/left of default](#bookmark523)command, the [Margin Payload](#bookmark515)field is defined as follows:

• Margin Payload [7]: Reserved.

• IfM IndLeftRightTimingfor the targeted Receiver is Set:

。 Margin Payload [6] indicates whether the[Margin Command](#bookmark507)is right vs left. A 0b indicates to move the Receiver to the right of the normal setting whereas a 1b indicates to move the Receiver to the left of the normal setting.

。 Margin Payload [5:0] indicates the number of steps to the left or right of the normal setting. • IfM IndLeftRightTimingfor the targeted Receiver is Clear:

。 Margin Payload [6]: Reserved

。 Margin Payload [5:0] indicates the number of steps beyond the normal setting.

For the[Step Margin to voltage offset to up/down of default](#bookmark527)command, the [Margin Payload](#bookmark515)field is defined as follows:

• IfM IndUpDownVoltagefor the targeted Receiver is Set:

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

。 Margin Payload [7] indicates whether the[Margin Command](#bookmark509)is up vs down. A 0b indicates to move the Receiver up from the normal setting whereas a 1b indicates to move the Receiver down from the

normal setting.

。 Margin Payload [6:0] indicates the number of steps up or down from the normal setting. • IfM IndUpDownVoltagefor the targeted Receiver is Clear:

。 Margin Payload [7]: Reserved

。 Margin Payload [6:0] indicates the number of steps beyond the normal setting.

[**4.2.13.2**](4.2.13.2) **Margin Command and Response Flow**

Each Receiver advertises its capabilities as defined in Section 8.4.4. The Receiver being margined must report the

number of errors that are consistent with data samples occurring at the indicated location for margining. For simplicity, the [Margin Commands](#bookmark509)and requirements are described in terms of moving the data sampler location though the actual margining method may be implementation specific. For example, the timing margin could be implemented on the

actual data sampler or an independent/error sampler. Further, the timing margin can be implemented by injecting an appropriate amount of stress/jitter to the data sample location, or by actually moving the data/error sample location. When an independent data/error sampler is used, the errors encountered with the independent data/error sampler must be reported in M ErrorCounteven though the Link may not experience any errors. To margin a Receiver, Software moves the target Receiver to a voltage/timing offset from its default sampling position.

The following rules must be followed:

• Every Retimer Upstream Pseudo Port Receiver and the Downstream Port Receiver must compute the [Margin](#bookmark499) [CRC](#bookmark499)and [Margin Parity](#bookmark500) bits and compare against the received[Margin CRC](#bookmark499)and [Margin Parity](#bookmark500) bits. Any mismatch must result in ignoring the contents of Symbols 4N+2 and 4N+3. A Downstream Port Receiver must report

[Margin CRC](#bookmark499)and [Margin Parity](#bookmark500)errors in the Lane Error Status Register (seeSection 7.7.3.3).

• The Upstream Port Receiver is permitted to ignore the [Margin CRC](#bookmark499) bits,[Margin Parity](#bookmark500) bits, and all bits in the Symbols 4N+2 and 4N+3 of the Control SKP Ordered Set. If it checks [Margin CRC](#bookmark499)and [Margin Parity,](#bookmark500) any

mismatch must be reported in the Lane Error Status Register.

• The Downstream Port must transmit Control SKP Ordered Sets in each Lane, with the [Margin Type,](#bookmark512)[Receiver](#bookmark514) [Number,](#bookmark514)[Usage Model,](#bookmark512) and [Margin Payload](#bookmark515)fields reflecting the corresponding control fields in the Margining Lane Control Register. Any Control SKP Ordered Set transmitted more than 10 μs after the Configuration Write Completion must reflect the Margining Lane Control Registervalues written by that Configuration Write.

。 This requirement applies regardless of the values in theMargining Lane Control Register. 。 This requirement applies regardless of the number of Retimer(s) in the Link.

• For Control SKP Ordered Sets received by the Upstream Pseudo Port, a Retimer Receiver is the target of a valid [Margin Command](#bookmark509), if all of the following conditions are true:

。 the [Margin Type](#bookmark512)is not[No Command](#bookmark518)

。 the [Receiver Number](#bookmark514)is the number assigned to the Receiver, or [Margin Type](#bookmark512)is either [Clear Error Log](#bookmark522) or [Go to Normal Settings](#bookmark508)and the [Receiver Number](#bookmark514)is 'Broadcast'.

。 the [Usage Model](#bookmark512)field is 0b

。 the [Margin Type,](#bookmark512)[Receiver Number,](#bookmark514) and [Margin Payload](#bookmark515)fields are consistent with the definitions in [Table 4-25](#bookmark510)and [Table 4-26](#bookmark517)

。 the [Margin CRC](#bookmark499)check and [Margin Parity](#bookmark500)check pass.

• For Upstream and Downstream Ports, a Receiver is the target of a valid[Margin Command](#bookmark509), if all of the following conditions are true for its Margining Lane Control Register: