5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

31 11  10 8  7 4 3 1  0 

Expansion ROM Base Address RsvdP 工1





Expansion ROM Enable

Expansion ROM Validation Status Expansion ROM Validation Details

Figure 7-13 Expansion ROM Base Address Register Table 7-9 Expansion ROM Base Address Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 0 | **Expansion ROM Enable** - This bit controls whether or not the Function accepts accesses to its Expansion ROM via the Expansion ROM Base Address Register. Functions that support an  Expansion ROM accessible through this register must implement this bit. If the Function has an Enhanced Allocation Capabilitythat includes an EA entry for an Expansion ROM, this bit must be hardwired to 0b (seeSection 7.5.1.2.4). Functions that do not support an Expansion ROM are permitted to hardwire this bit to 0b. When this bit is 0b, the Function’s Expansion ROM  address space via theExpansion ROM Base Address Registeris disabled. When the bit is 1b, address decoding is enabled using the [Expansion ROM Base Address](#bookmark2)field in this register. This optionally allows a Function to be used with or without an Expansion ROM depending on  system configuration. The Memory Space Enablebit in the Command register has precedence over the[Expansion ROM Enable](#bookmark1) bit. A Function must claim accesses to its Expansion ROM via the Expansion ROM Base Address Registeronly if both theMemory Space Enablebit and the [Expansion ROM Enable](#bookmark1) bit are Set. The default value of this bit is 0b.  In order to minimize the number of address decoders needed, a Function is permitted to share a decoder between theExpansion ROM Base Address Registerand other Base Address registers or entry entries in theEnhanced Allocation Capability142 . When [Expansion ROM Enable](#bookmark1)is Set, the decoder is used for accesses to the Expansion ROM and device independent software must not access the Function through any other Base Address registers or entry in the Enhanced  Allocation Capability. Address decodesharing is not permitted for PFs (seeSection 9.3.4.1.15) or if the Function contains an Enhanced Allocation Capabilitywith an EA entry for an Expansion ROM. | RO/RW |
| 3:1 | **Expansion ROM Validation Status** - Expansion ROM Validation is optional. When this field is non-zero, it indicates the status of hardware validation of the Expansion ROM contents.  • An Expansion ROM is considered valid if it passes an implementation-specific integrity check.  • An Expansion ROM is considered valid-warn if the implementation-specific integrity check passes but indicates an implementation-specific warning condition.  • A valid or valid-warn Expansion ROM is also considered trusted if passes an optional implementation-specific trust test (e.g., signed by a trusted certificate).  • Hardware validation must include the contents of the Expansion ROM. This validation status is also permitted to cover additional internal information (e.g., internal  firmware). Validation does not include Vital Product Data (seeSection 6.28).  • It is optional whether an implementation is capable of returning Validation Status values 011b, 101b, 110b, or 111b.  Defined encodings are: | HwInit/ROS |



142. Note that it is the address decoder that is shared, not the registers themselves. The Expansion ROM Base Address Registerand other Base Address registers or entries in the Enhanced Allocation Capability must be able to hold unique values at the same time.

Page 701

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Description | | Attributes |
|  | **000b 001b 010b 011b 100b 101b**  **110b**  **111b** | Validation not supported Validation in Progress  Validation Pass Valid contents, trust test was not performed Validation Pass Valid and trusted contents  Validation Fail Invalid contents  Validation Fail Valid but untrusted contents (e.g., Out of Date, Expired or Revoked Certificate)  Warning Pass Validation Passed with implementation-specific warning. Valid contents, trust test was not performed  Warning Pass Validation Passed with implementation-specific warning. Valid and trusted contents |  |
| • If the Function does not support validation, this field must be hardwired to 000b.  • If the Function supports validation and has an Enhanced Allocation Capabilitywith an EA entry for an Expansion ROM, this field is HwInit and its value must be between  010band 111b (see Section 7.8.5.3).  • Otherwise, this field is Read Only Sticky and has a default value of 001b. When validation completes, this field must contain a value between 010band 111b inclusive.  • Software is permitted to assume validation will never complete if this field contains 001band 1 minute has passed after de-assertion of Fundamental Reset. This field is only reset by Fundamental Reset, and is not affected by other resets. | |
| 7:4 | **Expansion ROM Validation Details** - contains optional, implementation-specific details associated with Expansion ROM Validation.  • If the Function does not support validation, this field is RsvdP.  • This field is optional. When validation is supported and this field is not implemented, this field must be hardwired to 0000b. Any unused bits in this field are permitted to be hardwired to 0b.  • If validation is in progress ([Expansion ROM Validation Status](#bookmark3)is 001b), non-zero values of this field represent implementation-specific indications of the phase of the  validation progress (e.g., 50% complete). The value 0000b indicates that no validation progress information is provided.  • If validation is completed ([Expansion ROM Validation Status](#bookmark3)010b to 111b inclusive), non-zero values in this field represent additional implementation-specific  information. The value 0000b indicates that no information is provided.  • If the Function supports validation and has an Enhanced Allocation Capabilitywith an EA entry for an Expansion ROM, this field is HwInit.  • Otherwise, this field is Read Only Sticky. This field is only reset by Fundamental Reset, and is not affected by other resets.  • This field must not change value once the validation process completes.  • It is recommended that system software include the value of this field when it reports validation status (e.g., error log). | | HwInit/ROS/RsvdP |
| 31:11 | **Expansion ROM Base Address** - contains the upper bits 21 bits of the starting memory address of the Expansion ROM. The lower 11 bits of the Expansion ROM Base Address Registerare  masked off (set to zero) by software to form a 32-bit address. | | RW/RO |



Page 702

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
|  | This field functions like the address portion of a 32-bit Base Address register. This field  corresponds to the upper 21 bits of the [Expansion ROM Base Address](#bookmark4). The number of bits (out of these 21) that a Function actually implements depends on how much Expansion ROM  address space the Function requires. For instance, a Function that requires a 64 KB area to map its Expansion ROM would implement the top 16 bits in this field as writeable, leaving the  bottom 5 bits (out of these 21) hardwired to 0b. The ammountd of address space a Function  requests must not be greater than 16 MB. Functions that support an Expansion ROM accessible through this register must implement this field. If the Function has an Enhanced Allocation  Capabilitythat includes an EA entry for an Expansion ROM, this field must be hardwired to 0 (see Section 7.8.5.3) Functions that do not support an Expansion ROM are permitted to  hardwire this field to 0.  Device independent configuration software can determine how much address space the  Function requires by writing a value of all 1’s to this field and then reading the value back. The Function will return 0’s in all don't-care bits, effectively specifying the size and alignment  requirements. The amount of address space a Function requests must not be greater than 16 MB. |  |

**7.5.1.2.5 Min\_Gnt Register/Max\_Lat Register (Offset 3Eh/3Fh)**

These registers do not apply to PCI Express. They must be read-only and hardwired to 00h.

[**7.5.1.3**](7.5.1.3) **Type 1 Configuration Space Header**

[Figure 7-14](#bookmark6)details allocation for register fields of[Type 1 Configuration Space Header](#bookmark5)for Switch and Root Ports.

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch +030h +034h +038h +03Ch

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | | | | 23  22  21  20  19  18  17  16 | | | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 | |
| Device ID | | | | | | | |  | Vendor ID | |  |
| Status | | | | | | | |  | Command | |  |
|  | | | | | Class Code | |  |  | | Revision ID | |
|  | BIST | |  | Header Type | | | | Primary Latency Timer | | Cache Line Size | |
| Base Address Register 0 | | | | | | | | | | | |
| Base Address Register 1 | | | | | | | | | | | |
| Secondary Latency Timer | | | | Subordinate Bus Number | | | | Secondary Bus Number | | Primary Bus Number | |
| Secondary Status | | | | | | | | I/O Limit | | I/O Base | |
| Memory Limit | | | | | | | | Memory Base | | | |
| Prefetchable Memory Limit | | | | | | | | Prefetchable Memory Base | | | |
| Prefetchable Memory Base Upper 32 Bits | | | | | | | | | | | |
| Prefetchable Memory Limit Upper 32 Bits | | | | | | | | | | | |
|  | | I/O Base Limit 16 Bits | | | |  | | U/O Base Upper 16 Bits | | | |
| Reserved | | | | | | | | | | Capabilities Pointer | |
| Expansion ROM Base Address | | | | | | | | | | | |
| Bridge Control | | | | | | | | Interrupt Pin | | Interrupt Line | |

Figure 7-14 [Type 1 Configuration Space Header](#bookmark5)

Section 7.5.1.1details the PCI Express-specific registers that are valid for all Configuration Space Header types. The PCI Express-specific interpretation of registers specific to[Type 1 Configuration Space Header](#bookmark5) is defined in this section.

Register interpretations described in this section apply to PCI-PCI Bridge structures representing Switch and Root Ports; other device Functions such as PCI Express to PCI/PCI-X Bridges with [Type 1 Configuration Space headers](#bookmark5)are not

covered by this section.

**7.5.1.3.1 Type 1 Base Address Registers (Offset 10h-14h)**

These registers are defined inSection 7.5.1.2.1. However the number of BARs available within the [Type 1 Configuration](#bookmark5) [Space Header](#bookmark5)is different than that of the Type 0 Configuration Space Header.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**7.5.1.3.2 Primary Bus Number Register (Offset 18h)**

Except as noted, this register is not used by PCI Express Functions but must be implemented as read-write and the

default value must be 00h, for compatibility with legacy software. PCI Express Functions capture the Bus (and Device) Number as described (including exceptions) in Section 2.2.6. Refer to [PCIe-to-PCI-PCI-X-Bridge] for exceptions to this requirement.

**7.5.1.3.3 Secondary Bus Number Register (Offset 19h)**

The Secondary Bus Number register is used to record the bus number of the PCI bus segment to which the secondary interface of the bridge is connected. Configuration software programs the value in this register. The Bridge uses this

register to determine when and how to respond to an ID-routed TLP observed on its primary interface, notably when to forward the TLP to its secondary interface, in certain cases after performing some conversion. See Section 7.3.3for

Configuration Request routing and conversion rules. This register must be implemented as read/write and the default value must be 00h.

**7.5.1.3.4 Subordinate Bus Number Register (Offset 1Ah)**

The Subordinate Bus Number register is used to record the bus number of the highest numbered PCI bus segment which is behind (or subordinate to) the bridge. Configuration software programs the value in this register. The Bridge uses this register to determine when and how to respond to an ID-routed TLP observed on its primary interface, notably when to forward the TLP to its secondary interface. See Section 7.3.3for Configuration Request routing rules. This register must be implemented as read-write and the default value must be 00h.

**7.5.1.3.5 Secondary Latency Timer (Offset 1Bh)**

This register does not apply to PCI Express. It must be read-only and hardwired to 00h. For PCI Express to PCI/PCI-X Bridges, refer to the [PCIe-to-PCI-PCI-X-Bridge] for requirements for this register.

**7.5.1.3.6 I/O Base/I/OLimit Registers(Offset 1Ch/1Dh)**

The [I/O Base](#bookmark7)and [I/O Limit](#bookmark7) registers are optional and define an address range that is used by the bridge to determine when to forward I/O transactions from one interface to the other.

If a bridge does not implement an I/O address range, then both the [I/O Base](#bookmark7)and [I/O Limit](#bookmark7) registers must be

implemented as read-only registers that return zero when read. If a bridge supports an I/O address range, then these registers must be initialized by configuration software so default states are not specified.

If a bridge implements an I/O address range, the upper 4 bits of both the [I/O Base](#bookmark7)and [I/O Limit](#bookmark7) registers are writable and correspond to address bits Address[15:12]. For the purpose of address decoding, the bridge assumes that the lower 12 address bits, Address[11:0], of the I/Obase address (not implemented in the[I/O Base](#bookmark7) register) are zero. Similarly, the

bridge assumes that the lower 12 address bits, Address[11:0], of the I/Olimit address (not implemented in the [I/O Limit](#bookmark7) register) are FFFh. Thus, the bottom of the defined I/O address range will be aligned to a 4 KB boundary and the top of the defined I/O address range will be one less than a 4 KB boundary.

The [I/O Limit](#bookmark7) register can be programmed to a smaller value than the[I/O Base](#bookmark7) register, if there are no I/Oaddresses on the secondary side of the bridge. In this case, the bridge will not forward any I/O transactions from the primary bus to the secondary and will forward all I/O transactions from the secondary bus to the primary bus.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

The lower four bits of both the [I/O Base](#bookmark7)and [I/O Limit](#bookmark7) registers are read-only, contain the same value, and encode the I/O addressing capability of the bridge according to[Table 7-10 .](#bookmark8)

Table 7-10 I/O Addressing Capability

|  |  |
| --- | --- |
| Bits 3:0 | I/OAddressing Capability |
| 0h | 16-bit I/O addressing |
| 1h | 32-bit I/O addressing |
| 2h-Fh | Reserved |

If the low four bits of the [I/O Base](#bookmark7)and [I/O Limit](#bookmark7) registers have the value 0000b, then the bridge supports only 16-bit I/O addressing (for ISA compatibility), and, for the purpose of address decoding, the bridge assumes that the upper 16

address bits, Address[31:16], of the I/O base and I/Olimit address (not implemented in the [I/O Base](#bookmark7)and [I/O Limit](#bookmark7)

registers) are zero. Note that the bridge must still perform a full 32-bit decode of the I/O address (i.e., check that

Address[31:16] are 0000h). In this case, the I/O address range supported by the bridge will be restricted to the first 64 KB of I/O Space (0000 0000h to 0000 FFFFh).

If the low four bits of the [I/O Base](#bookmark7)and [I/O Limit](#bookmark7) registers are 0001b, then the bridge supports 32-bit I/O address

decoding, and the[I/O Base Upper 16 Bits](#bookmark9)and the [I/O Limit Upper 16 Bits](#bookmark10) hold the upper 16 bits, corresponding to

Address[31:16],of the 32-bit I/O Base and [I/O Limit](#bookmark7)addresses respectively. In this case, system configuration software is permitted to locate the I/O address range supported by the bridge anywhere in the 4 GB I/O Space. Note that the 4 KB alignment and granularity restrictions still apply when the bridge supports 32-bit I/Oaddressing.

**7.5.1.3.7 Secondary Status Register (Offset 1Eh)**

[Table 7-11](#bookmark12)defines the [Secondary Status Register](#bookmark11)and [Figure 7-15](#bookmark11)provides the register layout. For PCI Express to PCI/ PCI-X Bridges, refer to the [PCIe-to-PCI-PCI-X-Bridge] for requirements for this register.

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 | 14 | 13 | 12 | 11 | 10 9 | 8 | 7 | 6 | 5 | 4 0 |
|  |  |  |  |  |  |  |  |  |  | RsvdZ |

66 MHz Capable

RsvdZ

Fast Back-to-Back Transactions Capable Master Data Parity Error

DEVSEL Timing

Signaled Target Abort Received Target Abort Received Master Abort Received System Error Detected Parity Error

Figure 7-15 Secondary Status Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-11 Secondary Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 5 | **66 MHz Capable** - This bit was originally described in the [PCI-to-PCI-Bridge]. Its functionality does not apply to PCI Express and the bit must be hardwired to 0b. | RO |
| 7 | **Fast Back-to-Back Transactions Capable** - This bit was originally described in the [PCI-to-PCI-Bridge]. Its functionality does not apply to PCI Express and the bit must be hardwired to 0b. | RO |
| 8 | **Master Data Parity Error** - See Section 7.5.1.1.14 .  This bit is Set by a Function with a [Type 1 Configuration Space Header](#bookmark5)if the [Parity Error Response](#bookmark13) [Enable](#bookmark14) bit in the [Bridge Control Register](#bookmark15)is Set and either of the following two conditions occurs:  Port receives a Poisoned Completion coming Upstream Port transmits a Poisoned Request Downstream  If the [Parity Error Response Enable](#bookmark16) bit is Clear, this bit is never Set. Default value of this bit is 0b. | RW1C |
| 10:9 | **DEVSEL Timing** - This field was originally described in the [PCI-to-PCI-Bridge]. Its functionality does not apply to PCI Express and the field must be hardwired to 00b. | RO |
| 11 | **Signaled Target Abort** - See Section 7.5.1.1.14 .  This bit is Set when the Secondary Side for [Type 1 Configuration Space Header](#bookmark5) Function (for Requests completed by the Type 1 header Function itself) completes a Posted or Non-Posted Request as a  Completer Abort error.  Default value of this bit is 0b. | RW1C |
| 12 | **Received Target Abort** - See Section 7.5.1.1.14 .  This bit is Set when the Secondary Side for [Type 1 Configuration Space Header](#bookmark5) Function (for Requests initiated by the Type 1 header Function itself) receives a Completion with Completer Abort Completion Status.  Default value of this bit is 0b. | RW1C |
| 13 | **Received Master Abort** - See Section 7.5.1.1.14 .  This bit is Set when the Secondary Side for [Type 1 Configuration Space Header](#bookmark5) Function (for Requests initiated by the Type 1 header Function itself) receives a Completion with Unsupported Request  Completion Status.  Default value of this bit is 0b. | RW1C |
| 14 | **Received System Error** - See Section 7.5.1.1.14 .  This bit is Set when the Secondary Side for a [Type 1 Configuration Space Header](#bookmark5) Function receives an ERR\_FATALor ERR\_NONFATALMessage.  Default value of this bit is 0b. | RW1C |
| 15 | **Detected Parity Error** - See Section 7.5.1.1.14 .  This bit is Set by a Function with a [Type 1 Configuration Space Header](#bookmark5)when a Poisoned TLP is received by its Secondary Side, regardless of the state the[Parity Error Response Enable](#bookmark17) bit in the [Bridge Control](#bookmark18) [Register.](#bookmark19)  Default value of this bit is 0b. | RW1C |



Page 707

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**7.5.1.3.8 Memory Base Register/Memory Limit Register(Offset 20h/22h)**

The Memory Base and Memory Limit registers define a memory mapped address range which is used by the bridge to determine when to forward memory transactions from one interface to the other (see the [PCI-to-PCI-Bridge] for

additional details).

The upper 12 bits of both the Memory Base and Memory Limit registers are read/write and correspond to the upper 12 address bits, Address[31:20], of 32-bit addresses. For the purpose of address decoding, the bridge assumes that the

lower 20 address bits, Address[19:0], of the memory base address (not implemented in the Memory Base register) are zero. Similarly, the bridge assumes that the lower 20 address bits, Address[19:0], of the memory limit address (not

implemented in the Memory Limit register) are F FFFFh. Thus, the bottom of the defined memory address range will be aligned to a 1 MB boundary and the top of the defined memory address range will be one less than a 1 MB boundary.

The Memory Limit register must be programmed to a smaller value than the Memory Base register if there is no memory-mapped address space on the secondary side of the bridge.

If there is no prefetchable memory space, and there is no memory-mapped space on the secondary side of the bridge, then the bridge will not forward any memory transactions from the primary bus to the secondary bus and will forward all memory transactions from the secondary bus to the primary bus.

The bottom four bits of both the Memory Base and Memory Limit registers are read-only and return zeros when read. These registers must be initialized by configuration software so default states are not specified.

**7.5.1.3.9 Prefetchable Memory Base/Prefetchable Memory Limit Registers (Offset 24h/26h)**

The [Prefetchable Memory Base](#bookmark20)and [Prefetchable Memory Limit](#bookmark20) registers must indicate that 64-bit addresses are supported.

The [Prefetchable Memory Base](#bookmark20)and [Prefetchable Memory Limit](#bookmark20) registers are optional. They define a prefetchable memory address range which is used by the bridge to determine when to forward memory transactions from one interface to the other.

If a bridge does not implement a prefetchable memory address range, then both[Prefetchable Memory Base](#bookmark20)and

[Prefetchable Memory Limit](#bookmark20) registers must be implemented as read-only registers which return zero when read. If a

bridge implements a Prefetchable memory address range, then both of these registers must be implemented as read/ write registers. If a bridge supports a prefetchable memory address range, then these registers must be initialized by configuration software so default states are not specified.

If the bridge implements a prefetchable memory address range, the upper 12 bits of the register are read/write and

correspond to the upper 12 address bits, Address[31:20], of 32-bit addresses. For the purpose of address decoding, the bridge assumes that the lower 20 address bits, Address[19:0], of the prefetchable memory base address (not

implemented in the[Prefetchable Memory Base](#bookmark20) register) are zero. Similarly, the bridge assumes that the lower 20

address bits, Address[19:0], of the prefetchable memory limit address (not implemented in the[Prefetchable Memory](#bookmark20)

[Limit](#bookmark20) register) are F FFFFh. Thus, the bottom of the defined prefetchable memory address range will be aligned to a 1 MB boundary and the top of the defined memory address range will be one less than a 1 MB boundary.

The [Prefetchable Memory Limit](#bookmark20) register must be programmed to a smaller value than the[Prefetchable Memory Base](#bookmark20) register if there is no prefetchable memory on the secondary side of the bridge. If there is no prefetchable memory, and there is no memory-mapped address space (see the [PCI-to-PCI-Bridge]) on the secondary side of the bridge, then the bridge will not forward any memory transactions from the primary bus to the secondary but will forward all memory transactions from the secondary bus to the primary bus.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

The bottom 4 bits of both the[Prefetchable Memory Base](#bookmark20)and [Prefetchable Memory Limit](#bookmark20) registers are read-only, contain the same value, and encode whether or not the bridge supports 64-bit addresses. If these four bits have the value 0h,

then the bridge supports only 32-bit addresses. If these four bits have the value 01h, then the bridge supports 64-bit addresses and the Prefetchable Base Upper 32 Bits and Prefetchable Limit Upper 32 Bits registers hold the rest of the 64-bit prefetchable base and limit addresses respectively. All other encodings are Reserved.

**7.5.1.3.10 Prefetchable Base Upper 32 Bits/Prefetchable Limit Upper 32 Bits Registers (Offset**

**28h/2Ch)**

The [Prefetchable Base Upper 32 Bits](#bookmark21)and [Prefetchable Limit Upper 32 Bits](#bookmark21) registers are optional extensions to the [Prefetchable Memory Base](#bookmark20)and [Prefetchable Memory Limit](#bookmark20) registers.

If the [Prefetchable Memory Base](#bookmark20)and [Prefetchable Memory Limit](#bookmark20) registers indicate support for 32-bit addressing, then the Prefetchable Base Upper 32 Bits and Prefetchable Limit Upper 32 Bits registers are both implemented as read-only registers that return zero when read. If the [Prefetchable Memory Base](#bookmark20)and [Prefetchable Memory Limit](#bookmark20) registers indicate support for 64-bit addressing, then the Prefetchable Base Upper 32 Bits and Prefetchable Limit Upper 32 Bits registers are implemented as read/write registers. If these registers are implemented as read/write registers, they must be

initialized by configuration software so default states are not specified.

If a 64-bit prefetchable memory address range is supported, the [Prefetchable Base Upper 32 Bits](#bookmark21)and [Prefetchable Limit](#bookmark21) [Upper 32 Bits](#bookmark21) registers specify the upper 32 bits, corresponding to Address[63:32],of the 64-bit base and limit addresses which specify the prefetchable memory address range (see the [PCI-to-PCI-Bridge] for additional details).

**7.5.1.3.11 I/OBase Upper 16 Bits/I/OLimit Upper 16 Bits Registers (Offset 30h/32h)**

The [I/O Base Upper 16 Bits](#bookmark9)and [I/O Limit Upper 16 Bits](#bookmark9) registers are optional extensions to the I/O Base and [I/O Limit](#bookmark7)

registers. If the [I/O Base](#bookmark7)and [I/O Limit](#bookmark7) registers indicate support for 16-bit I/O address decoding, then the [I/O Base Upper](#bookmark9) [16 Bits](#bookmark9)and [I/O Limit Upper 16 Bits](#bookmark9) registers are implemented as read-only registers which return zero when read.

If the [I/O Base](#bookmark7)and [I/O Limit](#bookmark7) registers indicate support for 32-bit I/O addressing, then the [I/O Base Upper 16 Bits](#bookmark9)and [I/O](#bookmark9) [Limit Upper 16 Bits](#bookmark9) registers must be initialized by configuration software so default states are not specified.

If 32-bit I/O address decoding is supported, the[I/O Base Upper 16 Bits](#bookmark9)and the [I/O Limit Upper 16 Bits](#bookmark9) registers specify the upper 16 bits, corresponding to Address[31:16],of the 32-bit base and limit addresses respectively, that specify the I/ O address range (see the [PCI-to-PCI-Bridge] for additional details).

**7.5.1.3.12 Expansion ROM Base Address Register (Offset 38h)**

This register is defined inSection 7.5.1.2.4. However the offset of the register within the[Type 1 Configuration Space](#bookmark5)

[Header](#bookmark5)is different than that of the Type 0 Configuration Space Header.

**7.5.1.3.13 Bridge Control Register (Offset 3Eh)**

The [Bridge Control Register](#bookmark24) provides extensions to the Command Registerthat are specific to a Function with a [Type 1](#bookmark5) [Configuration Space Header](#bookmark5). The [Bridge Control Register](#bookmark24) provides many of the same controls for the secondary interface that are provided by the Command Registerfor the primary interface. There are some bits that affect the operation of

both interfaces of the bridge.

[Table 7-12](#bookmark26)defines the [Bridge Control Register](#bookmark24)and [Figure 7-16](#bookmark27)depicts register layout. For PCI Express to PCI/PCI-X

[Bridges, refer to the [PCIe-to-PCI-PCI-X-Bridge] for requirements for this register.](#bookmark28)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RsvdP |  |  |  |  |  |  |  |  |  |  |  |  |

 Parity Error Response Enable  SERR# Enable

ISA Enable  VGA Enable

 VGA 16-bit Decode  Master Abort Mode

Secondary Bus Reset

Fast Back-to-Back Transactions Enable  Primary Discard Timer

 Secondary Discard Timer  Discard Timer Status

Discard Timer SERR# Enable

Figure 7-16 Bridge Control Register Table 7-12 Bridge Control Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 0 | **Parity Error Response Enable** - See Section 7.5.1.1.14 .  This bit controls the logging of poisoned TLPs in the Master Data Parity Error bit in the [Secondary Status](#bookmark11) [Register.](#bookmark11)  Default value of this bit is 0b. | | RW |
| 1 | **SERR# Enable** - See Section 7.5.1.1.14 .  This bit controls forwarding ofERR\_COR,ERR\_NONFATALand ERR\_FATALfrom secondary to primary. Default value of this bit is 0b. | | RW |
| 2 | **ISA Enable** - Modifies the response by the bridge to ISA I/O addresses. This applies only to I/O addresses that are enabled by the [I/O Base](#bookmark7)and [I/O Limit](#bookmark7) registers and are in the first 64 KB of I/Oaddress space  (0000 0000h to 0000 FFFFh). If this bit is Set, the bridge will block any forwarding from primary to  secondary of I/O transactions addressing the last 768 bytes in each 1 KB block. In the opposite direction (secondary to primary), I/O transactions will be forwarded if they address the last 768 bytes in each 1 KB block. | | RW |
| **0b**  **1b** | forward downstream all I/O addresses in the address range defined by the [I/O Base](#bookmark7)and [I/](#bookmark7) [O Limit](#bookmark7) registers  forward upstream ISA I/O addresses in the address range defined by the [I/O Base](#bookmark7)and [I/O](#bookmark7) [Limit](#bookmark7) registers that are in the first 64 KB of PCI I/Oaddress space (top 768 bytes of each 1 KB block |
| Default value of this bit is 0b. | |
| 3 | **VGA Enable** - Modifies the response by the bridge to VGA compatible addresses. If the [VGA Enable](#bookmark29) bit is Set, the bridge will positively decode and forward the following accesses on the primary interface to the | | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | secondary interface (and, conversely, block the forwarding of these addresses from the secondary to primary interface):  • Memory accesses in the range 000A 0000h to 000B FFFFh  • I/O addresses in the first 64 KB of the I/Oaddress space (Address[31:16] are 0000h) where  Address[9:0] are in the ranges 3B0h to 3BBhand 3C0h to 3DFh (inclusive of ISA address aliases determined by the setting of VGA 16-bit Decode)  If the [VGA Enable](#bookmark29) bit is Set, forwarding of these accesses is independent of the I/O address range and  memory address ranges defined by the [I/O Base](#bookmark7)and Limit registers, the Memory Base and Limit  registers, and the[Prefetchable Memory Base](#bookmark20)and Limit registers of the bridge. (Forwarding of these  accesses is also independent of the setting of the ISA Enable bit (in the [Bridge Control Register)](#bookmark19) when the [VGA Enable](#bookmark29) bit is Set. Forwarding of these accesses is qualified by the I/O Space Enableand Memory Space Enable bits in the Command Register.) | |  |
| **0b**  **1b** | do not forward VGA compatible memory and I/O addresses from the primary to the  secondary interface (addresses defined above) unless they are enabled for forwarding by the defined I/O and memory address ranges  forward VGA compatible memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (if theI/O Space Enableand Memory Space Enablebits are set) independent of the I/O and memory address ranges and independent of the ISA Enable bit |
| Functions that do not support VGA are permitted to hardwire this bit to 0b. Default value of this bit is 0b. | |
| 4 | **VGA 16-bit Decode** - This bit only has meaning if bit 3 ([VGA Enable](#bookmark29)) of this register is also Set, enabling VGA I/O decoding and forwarding by the bridge.  This bit enables system configuration software to select between 10-bit and 16-bit I/Oaddress decoding for all VGA I/O register accesses that are forwarded from primary to secondary.  **0b** execute 10-bit address decodes on VGA I/O accesses  **1b** execute 16-bit address decodes on VGA I/O accesses  Functions that do not support VGA are permitted to hardwire this bit to 0b. Default value of this bit is 0b. | | RW |
| 5 | **Master Abort Mode** - This bit was originally described in the [PCI-to-PCI-Bridge]. Its functionality does not apply to PCI Express and the bit must be hardwired to 0b. | | RO |
| 6 | **Secondary Bus Reset** - Setting this bit triggers a hot reset on the corresponding PCI Express Port. Software must ensure a minimum reset duration (**Trst**). Software and systems must honor  first-access-following-reset timing requirements defined in Section 6.6 ., unless the Readiness  Notifications mechanism (see Section 6.23) is used or if the Immediate Readiness bit in the relevant Function’s Status register is Set.  Port configuration registers must not be changed, except as required to update Port status. Default value of this bit is 0b. | | RW |
| 7 | **Fast Back-to-Back Transactions Enable** - This bit was originally described in the [PCI-to-PCI-Bridge]. Its functionality does not apply to PCI Express and the bit must be hardwired to 0b. | | RO |
| 8 | **Primary Discard Timer** - This bit was originally described in the [PCI-to-PCI-Bridge]. Its functionality does not apply to PCI Express and the bit must be hardwired to 0b. | | RO |
| 9 | **Secondary Discard Timer** - This bit was originally described in the [PCI-to-PCI-Bridge]. Its functionality does not apply to PCI Express and the bit must be hardwired to 0b. | | RO |



Page 711

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 10 | **Discard Timer Status** - This bit was originally described in the [PCI-to-PCI-Bridge]. Its functionality does not apply to PCI Express and the bit must be hardwired to 0b. | RO |
| 11 | **Discard TimerSERR# Enable** - This bit was originally described in the [PCI-to-PCI-Bridge]. Its functionality does not apply to PCI Express and must be hardwired to 0b. | RO |

**7.5.2 PCI Power Management Capability Structure**

This section describes the registers making up the PCI Power Management Interface structure.

[Figure 7-17](#bookmark30)illustrates the organization of the PCI Power Management Capability structure. This structure is required for all PCI Express Functions.

Byte Offset +000h

+004h

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 | 30 | 29 | | 28 | 27 | 26 | | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Power Management Capabilities (PMC) | | | | | | | | | | | | | | | | | | Next Capability Pointer | | | | | | | | Capability ID | | | | | | | |
|  | | | Data | | | |  | | | Reserved | | | | | | | |  | Power Management Control/Status (PMCSR) | | | | | | | | | | | | | |  |

Figure 7-17 Power Management Capability Structure

Note: The 8-bit Data register (Offset 07h) is optional for bothType 0and Type 1 Functions.

PCI Express device Functions are required to support D0and D3device states; PCI-PCI Bridge structures representing PCI Express Ports as described inSection 7.1are required to indicate PME Message passing capability due to the in-band

nature of PME messaging for PCI Express.

The [PME\_Status](#bookmark31) bit for the PCI-PCI Bridge structure representing PCI Express Ports, however, is only Set when the

PCI-PCI Bridge Function is itself generating a PME. The [PME\_Status](#bookmark32) bit is not Set when the Bridge is propagating a PME Message but the PCI-PCI Bridge Function itself is not internally generating a PME.

[**7.5.2.1**](7.5.2.1) **Power Management Capabilities Register (Offset 00h)**

[Figure 7-18](#bookmark33)details allocation of register fields for Power Management Capabilities register and[Table 7-13](#bookmark34)describes the requirements for this register.



 7 0 

Capability\_ID

|  |
| --- |
| 18 16 |
|  |

|  |
| --- |
| 31 27 |
|  |

19

20

21

24 22

25

26

|  |
| --- |
|  |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 15 8 |
|  |

Next Capability Pointer

Version

PME Clock

Immediate\_Readiness\_on\_Return\_to\_D0

Device Specific Initialization

Aux\_Current

D1\_Support

D2\_Support

PME\_Support

Figure 7-18 Power Management Capabilities Register Table 7-13 Power Management Capabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Capability\_ID** - This field returns 01h to indicate that this is the PCI Power Management Capability. Each Function may have only one item in its capability list with [Capability\_ID](#bookmark35)set to 01h. | RO |
| 15:8 | **Next Capability Pointer** - This field provides an offset into the Function’s Configuration Space pointing to the location of next item in the capabilities list. If there are no additional items in the capabilities list, this field is set to 00h. | RO |
| 18:16 | **Version** - Must be hardwired to 011b for Functions compliant to this specification. | RO |
| 19 | **PME Clock** - Does not apply to PCI Express and must be hardwired to 0b. | RO |
| 20 | **Immediate\_Readiness\_on\_Return to D0** - If this bit is a “1”, this Function is guaranteed to be ready to successfully complete valid accesses immediately after being set toD0. These accesses include  Configuration cycles, and if the Function returns toD0active, they also include Memory and I/O Cycles. When this bit is “1”, for accesses to this Function, software is exempt from all requirements to delay  accesses following a transition toD0, including but not limited to the 10 ms delay; the delays described in Section 5.9 .  How this guarantee is established is beyond the scope of this document.  It is permitted that system software/firmware provide mechanisms that supersede the indication provided by this bit, however such software/firmware mechanisms are outside the scope of this specification. | RO |
| 21 | **Device Specific Initialization** - The DSI bit indicates whether special initialization of this Function is required.  When Set indicates that the Function requires a device specific initialization sequence following a transition to the D0uninitializedstate. | RO |
| 24:22 | **Aux\_Current** - This 3 bit field reports the Vaux auxiliary current requirements for the Function. If this Function implements the Data Register, this field must be hardwired to 000b.  If[PME\_Support](#bookmark36)is 0 xxxxb (PME assertion from D3Coldis not supported), this field must be hardwired to 0000b.  For Functions where [PME\_Support](#bookmark37)is 1 xxxxb (PME assertion from D3Coldis supported), and which do not implement the Data register, the following encodings apply : | RO |



Page 713

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Bit Location | Register Description | | | Attributes |
|  | Encoding Vaux Max. Current Required | | |  |
| **111b 110b 101b 100b 011b 010b 001b 000b** | 375 mA  320 mA  270 mA  220 mA  160 mA  100 mA  55 mA  0 (self powered) | |
| 25 | **D1\_Support** - If this bit is Set, this Function supports the D1 Power Management State. Functions that do not supportD1 must always return a value of 0b for this bit. | | | RO |
| 26 | **D2\_Support** - If this bit is Set, this Function supports the D2 Power Management State. Functions that do not supportD2 must always return a value of 0b for this bit. | | | RO |
| 31:27 | **PME\_Support** - This 5-bit field indicates the power states in which the Function may generate a PME and/or forward PME Messages.  A value of 0b for any bit indicates that the Function is not capable of asserting PME while in that power state. | | | RO |
| **bit(27) XXXX1b bit(28) XXX1Xb bit(29) XX1XXb bit(30) X 1XXXb bit(31) 1 XXXXb** | | PME can be generated from D0  PME can be generated from D1  PME can be generated from D2  PME can be generated from D3Hot PME can be generated from D3Cold |
| Bit 31 (PME can be asserted from D3Cold) represents a special case. Functions that Set this bit require  some sort of auxiliary power source. Implementation specific mechanisms are recommended to validate that the power source is available before setting this bit.  Each bit that corresponds to a supported D-state must be Set for PCI-PCI Bridge structures representing Ports on Root Complexes/Switches to indicate that the Bridge will forward PME Messages. Bit 31 must only be Set if the Port is still able to forward PME Messages when main power is not available. | | |

[**7.5.2.2**](7.5.2.2) **Power Management Control/Status Register (Offset 04h)**

This register is used to manage the PCI Function’s power management state as well as to enable/monitor PMEs.

The PME Context includes the value of the[PME\_Status](#bookmark38)and [PME\_En](#bookmark39)bits, implementation specific state needed during D3Coldto implement the wakeup functionality (e.g., recognized a Wake on LAN packet and generate a PME Message), as well as any additional implementation specific state that must be preserved during a transition to the D0uninitialized

state.

If a Function supports PME generation from D3Cold, its PME Context is not affected by Reset. This is because the

Function’s PME functionality itself may have been responsible for the wake event which caused the transition back to D0. Therefore, the PME Context must be preserved for the system software to process.

If PME generation is not supported from D3Cold, then all PME Context is initialized with the assertion of Reset.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[Figure 7-19](#bookmark40)details allocation of the register fields for the Power Management Control/Status register and[Table 7-14](#bookmark41) describes the requirements for this register.

21 16

0

2

8

3

14 13

12 9

23 22

1

7

4

15

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

PowerState

RsvdP

No\_Soft\_Reset

PME\_En

Data\_Select Data\_Scale PME\_Status Undefined

Figure 7-19 Power Management Control/Status Register Table 7-14 Power Management Control/Status Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 1:0 | **PowerState** - This 2-bit field is used both to determine the current power state of a Function and to set the Function into a new power state. The definition of the field values is given below. | | RW |
| **00b 01b 10b 11b** | D0  D1  D2  D3Hot |
| If software attempts to write an unsupported, optional state to this field, the write operation must complete normally; however, the data is discarded and no state change occurs.  Default value of this field is 00b. | |
| 3 | **No\_Soft\_Reset** - This bit indicates the state of the Function after writing the PowerState field to transition the Function from D3HottoD0.  When Set, this transition preserves internal Function state. The Function is in D0Activeand no additional software intervention is required.  When Clear, this transition results in undefined internal Function state.  Regardless of this bit, Functions that transition from D3HottoD0 by Fundamental Reset will return to D0uninitializedwith only PME context preserved if PME is supported and enabled. | | RO |
| 8 | **PME\_En** - When Set, the Function is permitted to generate a PME. When Clear, the Function is not permitted to generate a PME.  If[PME\_Support](#bookmark37)is 1 xxxxb (PME generation from D3Cold) or the Function consumes auxiliary power and auxiliary power is available this bit is RWS and the bit is not modified by Conventional Reset or FLR  If[PME\_Support](#bookmark37) is 0 xxxxb, this field is not sticky (RW).  If[PME\_Support](#bookmark37)is 0 0000b, this bit is permitted to be hardwired to 0b. | | RW/RWS |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 12:9 | **Data\_Select** - This 4-bit field is used to select which data is to be reported through the Data register and Data\_Scale field.  If the Data register is not implemented, this field must be hardwired to 0000b. Refer to[Section 7.5.2.3f](#bookmark43)or more details.  The default of this field is 0000b | RW |
| 14:13 | **Data\_Scale** - This field indicates the scaling factor to be used when interpreting the value of the Data register. The value and meaning of this field will vary depending on which data value has been selected by the Data\_Select field.  This field is a required component of the Data register (offset 7) and must be implemented if the Data register is implemented.  If the Data register is not implemented, this field must be hardwired to 00b. Refer to[Section 7.5.2.3f](#bookmark44)or more details. | RO |
| 15 | **PME\_Status** - This bit is Set when the Function would normally generate a PME signal. The value of this bit is not affected by the value of the[PME\_En](#bookmark42) bit.  If[PME\_Support](#bookmark37) bit 31 of the Power Management Capabilities register is Clear, this bit is permitted to be hardwired to 0b.  Functions that consume auxiliary power must preserve the value of this sticky register when auxiliary power is available. In such Functions, this register value is not modified by Conventional Reset or FLR. | RW1CS |
| 23:22 | Undefined -these bits were defined in previous specifications. They should be ignored by software. | RO |

[**7.5.2.3**](7.5.2.3) **Data (Offset 07h)**

The Data register is an optional, 8-bit read-only register that provides a mechanism for the Function to report state dependent operating power consumed or dissipation.

If the Data register is implemented, then the Data\_Select and Data\_Scale fields must also be implemented. If this register is not implemented, it must be hardwired to 00h.

Software may check for the presence of the Data register by writing different values into the Data\_Select field, looking for non-zero return data in the Data register and/or Data\_Scale field. Any non-zero Data register/Data\_Select read data indicates that the Data register complex has been implemented.

0

Data

7

Figure 7-20 Data Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-15 Data Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Data** - This register is used to report the state dependent data requested by the Data\_Select field. The value of this register is scaled by the value reported by the Data\_Scale field. | RO |

The Data register is used by writing the proper value to the Data\_Select field in the PMCSR and then reading the

Data\_Scale field and the Data register. The binary value read from Data is then multiplied by the scaling factor indicated by Data\_Scale to arrive at the value for the desired measurement.[Table 7-16](#bookmark45)shows which measurements are defined and how to interpret the values of each register.

Table 7-16 Power Consumption/Dissipation Reporting

|  |  |  |  |
| --- | --- | --- | --- |
| Value in Data\_Select | Data Reported | Data\_Scale Interpretation | Units/ Accuracy |
| 0 | D0Power Consumed | 0 = Unknown  1 = 0.1x  2 = 0.01x 3 = 0.001x | Watts |
| 1 | D1Power Consumed |
| 2 | D2Power Consumed |
| 3 | D3Power Consumed |
| 4 | D0 Power Dissipated |
| 5 | D1 Power Dissipated |
| 6 | D2 Power Dissipated |
| 7 | D3 Power Dissipated |
| 8 | Common logic power consumption (Multi-Function Devices, Function 0 only)  **Function 0 of a Multi-Function Device:**  Power consumption that is not associated with a specific Function.  **All other Functions:**  Reserved |
| 9-15 | Reserved | Reserved | TBD |

The “Power Consumed” values defined above must include all power consumed from the power planes through the

connector pins. If the add-in card provides power to external devices, that power must be included as well. It must not include any power derived from a battery or an external source. This information is useful for management of the power supply or battery.

The “Power Dissipated” values must provide the amount of heat which will be released into the interior of the computer chassis. This excludes any power delivered to external devices but must include any power derived from a battery or

external power source and dissipated inside the computer chassis. This information is useful for fine grained thermal management.

Multi-Function Devicesare recommended to report the power consumed by each Function in each corresponding

Function’s Configuration Space. In a Multi-Function Device, power consumption for circuitry common to multiple

Functions is reported in Function 0’s Configuration Space through the Data register once the Data\_Select field of

Function 0’s Power Management Control/Status register has been programmed to 1000b. For a Multi-Function Device,

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

power consumption of the device is the sum of this value and, for every Function of the device, the reported value associated with the Function's current Power State.

Multiple component add-in cards implementing power reporting (i.e., multiple components behind a switch or bridge) must have the switch/bridge report the power it uses by itself. Each Function of each component on the add-in card is responsible for reporting the power consumed by that Function.

**7.5.3 PCI Express Capability Structure**

PCI Express defines a Capability structure in PCI-compatible Configuration Space (first 256 bytes) as shown in Figure 7-3 . This structure allows identification of a PCI Express device Function and indicates support for new PCI Express features. The [PCI Express Capability](#bookmark46)structure is required for PCI Express device Functions. The Capability structure is a

mechanism for enabling PCI software transparent features requiring support on legacy operating systems. In addition to identifying a PCI Express device Function, the [PCI Express Capability](#bookmark46)structure is used to provide access to PCI Express specific Control/Status registers and related Power Management enhancements.

[Figure 7-21](#bookmark47)details allocation of register fields in the [PCI Express Capability](#bookmark46)structure.

The PCI Express Capabilities,[Device Capabilities,](#bookmark48)[Device Status,](#bookmark49) and [Device Control](#bookmark50) registers are required for all PCI

Express device Functions.[Device Capabilities 2,](#bookmark51)[Device Status 2,](#bookmark52) and [Device Control 2](#bookmark53) registers are required for all PCI Express device Functions that implement capabilities requiring those registers. For device Functions that do not

implement the [Device Capabilities 2,](#bookmark54)[Device Status 2,](#bookmark55) and [Device Control 2](#bookmark56) registers, these spaces must be hardwired to 0b.

The [Link Capabilities,](#bookmark57)[Link Status,](#bookmark58) and [Link Control](#bookmark59) registers are required for all Root Ports, Switch Ports, Bridges, and Endpoints that are not RCiEPs. For Functions that do not implement the[Link Capabilities,](#bookmark60)[Link Status,](#bookmark61) and [Link Control](#bookmark62) registers, these spaces must be hardwired to 0.[Link Capabilities 2,](#bookmark63)[Link Status 2,](#bookmark64) and [Link Control 2](#bookmark65) registers are

required for all Root Ports, Switch Ports, Bridges, and Endpoints (except for RCiEPs) that implement capabilities

requiring those registers. For Functions that do not implement the[Link Capabilities 2,](#bookmark66)[Link Status 2,](#bookmark67) and [Link Control 2](#bookmark68) registers, these spaces must be hardwired to 0b.

The [Slot Capabilities,](#bookmark69)[Slot Status, and](#bookmark70)[Slot Control](#bookmark71) registers are required in certain Switch Downstream and Root Ports. The [Slot Capabilities Register](#bookmark72) is required if the [Slot Implemented](#bookmark73) bit is Set (see[Section 7.5.3.2)](#bookmark74). The [Slot Status](#bookmark75)and [Slot](#bookmark76) [Control](#bookmark77) registers are required if[Slot Implemented](#bookmark78)is Set or if[Data Link Layer Link Active Reporting Capable](#bookmark79)is Set (see

[Section 7.5.3.6)](#bookmark80). Switch Downstream and Root Ports are permitted to implement these registers, even when they are not required, and in this case the behavior of most of the fields in these registers is undefined. See [Section 7.5.3.9 ,](#bookmark81)[Section](#bookmark82) [7.5.3.10](#bookmark83), and [Section 7.5.3.11f](#bookmark84)or details. For Functions that do not implement the[Slot Capabilities,](#bookmark85)[Slot Status,](#bookmark86) and [Slot](#bookmark87) [Control](#bookmark88) registers, these spaces must be hardwired to 0b, with the exception of the [Presence Detect State](#bookmark89) bit in the [Slot](#bookmark90) [Status Register](#bookmark91)of Downstream Ports, which must be hardwired to 1b (see[Section 7.5.3.11 ).](#bookmark92)[Slot Capabilities 2,](#bookmark93)[Slot](#bookmark94)

[Status 2](#bookmark95), and [Slot Control 2](#bookmark96) registers are required for Switch Downstream and Root Ports if the Function implements

capabilities requiring those registers. For Functions that do not implement the[Slot Capabilities 2,](#bookmark97)[Slot Status 2,](#bookmark98) and [Slot](#bookmark99) [Control 2](#bookmark100) registers, these spaces must be hardwired to 0b.

Root Ports and Root Complex Event Collectors must implement the[Root Capabilities,](#bookmark101)[Root Status,](#bookmark102) and [Root Control](#bookmark103) registers. For Functions that do not implement the[Root Capabilities,](#bookmark104)[Root Status,](#bookmark105) and [Root Control](#bookmark106) registers, these spaces must be hardwired to 0b.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

31 23 15 7 0

Root Ports

Ports with Slots

Devices with Links

Ports with Slots

Root Compex

Devices with Links

EventCollectors

All Devices

All Devices

|  |  |  |
| --- | --- | --- |
| PCI Express Capabilities Register | Next Cap Pointer | PCI Express Cap ID |
| Device Capabilities | | |
| Device Status | Device Control | |
| Link Capabilities | | |
| Link Status | Link Control | |
| Slot Capabilities | | |
| Slot Status | Slot Control | |
| Root Capabilities | Root Control | |
| Root Status | | |
| Device Capabilities 2 | | |
| Device Status 2 | Device Control 2 | |
| Link Capabilities 2 | | |
| Link Status 2 | Link Control 2 | |
| Slot Capabilities 2 | | |
| Slot Status 2 | Slot Control 2 | |

Byte Offset

00h

04h

08h

0Ch

10h

14h

18h

1Ch

20h

24h

28h

2Ch

30h

34h

38h

Note: Registers not applicable to a device are RsvdZ.

OM14318B

Figure 7-21 [PCI Express Capability](#bookmark46)Structure

[**7.5.3.1**](7.5.3.1) **PCI Express Capability List Register (Offset 00h)**

The [PCI Express Capability List Register](#bookmark107)enumerates the [PCI Express Capability](#bookmark46)structure in the PCI Configuration Space Capability list.[Figure 7-22](#bookmark108)details allocation of register fields in the [PCI Express Capability List Register;](#bookmark107)[Table 7-17](#bookmark109)

provides the respective bit definitions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

 15 8  7 0 

 Capability ID



Next Capability Pointer

Figure 7-22 PCI Express Capability List Register Table 7-17 PCI Express Capability List Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Capability ID** - Indicates the PCI Express Capability structure. This field must return a Capability ID of 10h indicating that this is a [PCI Express Capability](#bookmark46)structure. | RO |
| 15:8 | **Next Capability Pointer** - This field contains the offset to the next PCI Capability structure or 00h if no other items exist in the linked list of Capabilities. | RO |

[**7.5.3.2**](7.5.3.2) **PCI Express Capabilities Register (Offset 02h)**

The [PCI Express Capabilities Register](#bookmark110)identifies PCI Express device Function type and associated capabilities.[Figure 7-23](#bookmark111) details allocation of register fields in the [PCI Express Capabilities Register;](#bookmark110)[Table 7-18 pro](#bookmark112)vides the respective bit

definitions.

|  |
| --- |
| 3 0 |
|  |

8

13 9

14

15

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| 7 4 |
|  |

Capability Version

Device/Port Type

Slot Implemented

Interrupt Message Number

Undefined

RsvdP

Figure 7-23 PCI Express Capabilities Register Table 7-18 PCI Express Capabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 3:0 | **Capability Version** - Indicates PCI-SIG defined PCI Express Capability structure version number.  A version of the specification that changes the [PCI Express Capability](#bookmark46)structure in a way that is not  otherwise identifiable (e.g., through a new Capability field) is permitted to increment this field. All such changes to the [PCI Express Capability](#bookmark46)structure must be software-compatible. Software must check for Capability Version numbers that are greater than or equal to the highest number defined when the | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | software is written, as Functions reporting any such Capability Version numbers will contain a [PCI](#bookmark46) [Express Capability](#bookmark46)structure that is compatible with that piece of software.  Must be hardwired to 2h for Functions compliant to this specification. | |  |
| 7:4 | **Device/Port Type** - Indicates the specific type of this PCI Express Function. Note that different Functions in a Multi-Function Devicecan generally be of different types.  Defined encodings for Functions that implement a Type 00h PCI Configuration Space header are: | | RO |
| **0000b 0001b 1001b 1010b** | PCI Express Endpoint  Legacy PCI Express Endpoint RCiEP  Root Complex Event Collector |
| Defined encodings for Functions that implement a Type 01h PCI Configuration Space header are: | |
| **0100b 0101b 0110b 0111b 1000b** | Root Port of PCI Express Root Complex Upstream Port of PCI Express Switch  Downstream Port of PCI Express Switch PCI Express to PCI/PCI-X Bridge  PCI/PCI-X to PCI Express Bridge |
| All other encodings are Reserved.  Note that the different Endpoint types have notably different requirements inSection 1.3.2regarding I/O resources, Extended Configuration Space, and other capabilities. | |
| 8 | **Slot Implemented**- When Set, this bit indicates that the Link associated with this Port is connected to a slot (as compared to being connected to a system-integrated device or being disabled).  This bit is valid for Downstream Ports. This bit is undefined for Upstream Ports. | | HwInit |
| 13:9 | **Interrupt Message Number** - This field indicates which MSI/MSI-X vector is used for the interrupt message generated in association with any of the status bits of this Capability structure.  For MSI, the value in this field indicates the offset between the base Message Data and the interrupt  message that is generated. Hardware is required to update this field so that it is correct if the number of MSI Messages assigned to the Function changes when software writes to the Multiple Message Enable field in the [Message Control Register for MSI.](#bookmark115)  For MSI-X, the value in this field indicates which MSI-X Table entry is used to generate the interrupt message. The entry must be one of the first 32 entries even if the Function implements more than 32 entries. For a given MSI-X implementation, the entry must remain constant.  If both MSI and MSI-X are implemented, they are permitted to use different vectors, though software is permitted to enable only one mechanism at a time. If MSI-X is enabled, the value in this field must  indicate the vector for MSI-X. If MSI is enabled or neither is enabled, the value in this field must indicate the vector for MSI. If software enables both MSI and MSI-X at the same time, the value in this field is  undefined. | | RO |
| 14 | **Undefined**- The value read from this bit is undefined. In previous versions of this specification, this bit was used to indicate support for TCS Routing. System software should ignore the value read from this bit. System software is permitted to write any value to this bit. | | RO |



Page 721

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.5.3.3**](7.5.3.3) **Device Capabilities Register (Offset 04h)**

The [Device Capabilities Register](#bookmark48) identifies PCI Express device Function specific capabilities.[Figure 7-24](#bookmark48)details allocation of register fields in the[Device Capabilities Register;](#bookmark48)[Table 7-19 pro](#bookmark116)vides the respective bit definitions.

27 26 25 18  17  16  15  14 12  11 9 8 6  5 4 3 2 0 

31 29  RsvdP 

28 

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |



Max\_Payload\_Size Supported

Phantom Functions Supported Extended Tag Field Supported

Endpoint L0sAcceptable Latency Endpoint L1 Acceptable Latency Undefined

Role-Based Error Reporting ERR\_COR Subclass Capable

RsvdP

Captured Slot Power Limit Value Captured Slot Power Limit Scale Function Level Reset Capability

Figure 7-24 Device Capabilities Register Table 7-19 Device Capabilities Register

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Bit Location |  | | Register Description | Attributes |
| 2:0 | **Max\_Payload\_Size Supported**- This field indicates the maximum payload size that the Function can support for TLPs.  Defined encodings are: | | RO |  |
| **000b 001b 010b 011b 100b 101b 110b** **111b** | 128 bytes max payload size  256 bytes max payload size  512 bytes max payload size  1024 bytes max payload size  2048 bytes max payload size  4096 bytes max payload size Reserved  Reserved |
| The Functions of a Multi-Function Deviceare permitted to report different values for this field. | |
| 4:3 | **Phantom Functions Supported**- This field indicates the support for use of unclaimed  Function Numbers to extend the number of outstanding transactions allowed by logically combining unclaimed Function Numbers (called Phantom Functions) with the Tag  identifier (see Section 2.2.6.2for a description of Tag Extensions). | | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Bit Location |  | | Register Description | Attributes |
|  | With every Function in an ARI Device, the [Phantom Functions Supported](#bookmark118)field must be set to 00b. The remainder of this field description applies only to non-ARI Multi-Function  Devices.  This field indicates the number of most significant bits of the Function Number portion of Requester ID that are logically combined with the Tag identifier.  Defined encodings are: | |  |  |
| **00b**  **01b**  **10b**  **11b** | No Function Number bits are used for Phantom Functions.Multi-Function Devicesare permitted to implement up to 8 independent Functions.  The most significant bit of the Function number in Requester ID isused for  Phantom Functions; a Multi-Function Deviceis permitted to implement  Functions 0-3. Functions 0, 1, 2, and 3 are permitted to use Function Numbers 4, 5, 6, and 7 respectively as Phantom Functions.  The two most significant bits of Function Number in Requester ID are used for Phantom Functions; a Multi-Function Deviceis permitted to implement  Functions 0-1. Function 0 is permitted to use Function Numbers 2, 4, and 6 for Phantom Functions. Function 1 is permitted to use Function Numbers 3, 5,  and 7 as Phantom Functions.  All 3 bits of Function Number in Requester ID used for Phantom Functions. The device must have a single Function 0 that is permitted to use all other Function Numbers as Phantom Functions. |
| Note that Phantom Function support for the Function must be enabled by the [Phantom](#bookmark119) [Functions Enable](#bookmark120)field in the [Device Control Register](#bookmark121) before the Function is permitted to use the Function Number field in the Requester ID for Phantom Functions. | |
| 5 | **Extended Tag Field Supported**- This bit, in combination with the[10-Bit Tag Requester](#bookmark122)  [Supported](#bookmark123) bit in the [Device Capabilities 2 Register,](#bookmark124) indicates the maximum supported size of the Tag field as a Requester. This bit must be Set if the[10-Bit Tag Requester Supported](#bookmark125) bit is Set.  Defined encodings are:  **0b** 5-bit Tag field supported **1b** 8-bit Tag field supported  Note that 8-bit Tag field generation must be enabled by the [Extended Tag Field Enable](#bookmark126) bit in the [Device Control Register](#bookmark127)of the Requester Function before 8-bit Tags can be  generated by the Requester. See Section 2.2.6.2for interactions with enabling the use of 10-Bit Tags. | | RO |
| 8:6 | **Endpoint L0s Acceptable Latency** - This field indicates the acceptable total latency that an Endpoint can withstand due to the transition from L0sstate to the L0 state. It is essentially an indirect measure of the Endpoint’s internal buffering.  Power management software uses the reportedL0sAcceptable Latency number to  compare against the L0sexit latencies reported by all components comprising the data path from this Endpoint to the Root Complex Root Port to determine whether ASPM L0s entry can be used with no loss of performance.  Defined encodings are:  **000b** Maximum of 64 ns **001b** Maximum of 128 ns **010b** Maximum of 256 ns | | RO |



Page 723

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Bit Location |  | | Register Description | Attributes |
|  | **011b 100b 101b 110b 111b** | Maximum of 512 ns Maximum of 1 μs Maximum of 2 μs Maximum of 4 μs No limit |  |  |
| For Functions other than Endpoints, this field is Reserved and must be hardwired to 000b. | |
| 11:9 | **Endpoint L1 Acceptable Latency** - This field indicates the acceptable latency that an  Endpoint can withstand due to the transition from L1state to the L0 state. It is essentially an indirect measure of the Endpoint’s internal buffering.  Power management software uses the reported L1 Acceptable Latency number to  compare against the L1 Exit Latencies reported (see below) by all components comprising the data path from this Endpoint to the Root Complex Root Port to determine whether  ASPM L1 entry can be used with no loss of performance.  Defined encodings are: | | RO |
| **000b 001b 010b 011b 100b 101b 110b 111b** | Maximum of 1 μs Maximum of 2 μs Maximum of 4 μs Maximum of 8 μs Maximum of 16 μs Maximum of 32 μs Maximum of 64 μs No limit |
| For Functions other than Endpoints, this field is Reserved and must be hardwired to 000b. | |
| 14:12 | **Undefined**- The value read from these bits are undefined. In previous versions of this  specification, this bit was used to indicate that a Attention Button, Attention Indicator, or Power Indicator, is implemented on the adapter and electrically controlled by the  component on the adapter. System software must ignore the value read from this bit. System software is permitted to write any value to this bit. | | RO |
| 15 | **Role-Based Error Reporting** - When Set, this bit indicates that the Function implements the functionality originally defined in the Error Reporting ECN for [PCIe-1.0a], and later incorporated into [PCIe-1.1]. This bit must be Set by all Functions conforming to the ECN, [PCIe-1.1], or subsequent [PCIe] revisions. | | RO |
| 16 | **ERR\_COR Subclass Capable** - When Set, this bit indicates that the Function supports the ERR\_COR Subclassfield in ERR\_COR Messages, allowing different subclasses to be  distinguished. See Section 2.2.8.3 .  Downstream Ports that implement the System Firmware Intermediary (SFI) capability  must Set this bit. Downstream Ports that implement Downstream Port Containment (DPC) are strongly encouraged to Set this bit. | | RO |
| 25:18 | **Captured Slot Power Limit Value** (Upstream Ports only) - In combination with the  [Captured Slot Power Limit Scale](#bookmark130)value, specifies the upper limit on power available to the adapter.  Power limit (in Watts) is calculated by multiplying the value in this field by the value in the [Captured Slot Power Limit Scale](#bookmark131)field except when the[Captured Slot Power Limit Scale](#bookmark132) | | RO |



Page 724

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Bit Location |  | | Register Description | Attributes |
|  | field equals 00b (1.0x) and the [Captured Slot Power Limit Value](#bookmark129)exceeds EFh, then alternative encodings are used (see [Section 7.5.3.9)](#bookmark133).  This value is set by the Set\_Slot\_Power\_Limit Messageor hardwired to 00h (see Section  6.9 ). The default value is 00h. | |  |  |
| 27:26 | **Captured Slot Power Limit Scale** (Upstream Ports only) - Specifies the scale used for the  [Slot Power Limit Value.](#bookmark134) Range of Values: | | RO |
| **00b 01b 10b** **11b** | 1.0x  0.1x  0.01x 0.001x |
| This value is set by the Set\_Slot\_Power\_Limit Messageor hardwired to 00b (seeSection  6.9 ). The default value is 00b. | |
| 28 | **Function Level Reset Capability** - A value of 1b indicates the Function supports the optional Function Level Reset mechanism described in Section 6.6.2 .  This bit applies to Endpoints only. For all other Function types this bit must be hardwired to 0b. | | RO |

[**7.5.3.4**](7.5.3.4) **Device Control Register (Offset 08h)**

The [Device Control Register](#bookmark136)controls PCI Express device specific parameters.[Figure 7-25](#bookmark136)details allocation of register fields in the [Device Control Register;](#bookmark136)[Table 7-20 pro](#bookmark137)vides the respective bit definitions.

0

2

3

8

9

10

14 12

1

4

11

15

|  |
| --- |
|  |

|  |
| --- |
| 7 5 |
|  |

Correctable Error Reporting Enable

Non-Fatal Error Reporting Enable

Fatal Error Reporting Enable

Unsupported Request Reporting Enable

Enable Relaxed Ordering

Max\_Payload\_Size

Extended Tag Field Enable

Phantom Functions Enable

Aux Power PM Enable

Enable No Snoop

Max\_Read\_Request\_Size

Bridge Configuration Retry Enable / Initiate Function Level Reset

Figure 7-25 Device Control Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-20 Device Control Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 0 | **Correctable Error Reporting Enable** - This bit, in conjunction with other bits, controls sending ERR\_COR Messages (see Section 6.2.5 ,Section 6.2.6 , andSection 6.2.10.2for details). For a Multi-Function  Device, this bit controls error reporting for each Function from point-of-view of the respective Function. For a Root Port, the reporting of correctable errors is internal to the root. No external ERR\_COR Message is generated.  An RCiEPthat is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.  Default value of this bit is 0b. | | RW |
| 1 | **Non-Fatal Error Reporting Enable** - This bit, in conjunction with other bits, controls sending  ERR\_NONFATAL Messages (see Section 6.2.5and Section 6.2.6for details). For a Multi-Function Device, this bit controls error reporting for each Function from point-of-view of the respective Function.  For a Root Port, the reporting of Non-fatal errors is internal to the root. No external ERR\_NONFATAL Message is generated.  An RCiEP that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.  Default value of this bit is 0b. | | RW |
| 2 | **Fatal Error Reporting Enable** - This bit, in conjunction with other bits, controls sending ERR\_FATAL Messages (see Section 6.2.5and Section 6.2.6for details). For a Multi-Function Device, this bit controls error reporting for each Function from point-of-view of the respective Function.  For a Root Port, the reporting of Fatal errors is internal to the root. No external ERR\_FATAL Message is generated.  An RCiEPthat is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.  Default value of this bit is 0b. | | RW |
| 3 | **Unsupported Request Reporting Enable** - This bit, in conjunction with other bits, controls the signaling  of Unsupported Request Errors by sending error Messages (see Section 6.2.5and Section 6.2.6for details). For aMulti-Function Device, this bit controls error reporting for each Function from  point-of-view of the respective Function.  An RCiEP that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.  Default value of this bit is 0b. | | RW |
| 4 | **Enable Relaxed Ordering** - If this bit is Set, the Function is permitted to set theRelaxed Ordering bit in the Attributes field of transactions it initiates that do not require strong write ordering (see Section  2.2.6.4and Section 2.4).  A Function is permitted to hardwire this bit to 0b if it never sets theRelaxed Orderingattribute in transactions it initiates as a Requester.  When not hardwired to 0b, the default value of this bit is 1b. | | RW |
| 7:5 | **Max\_Payload\_Size** - This field sets maximum TLP payload size for the Function. As a Receiver, the  Function must handleTLPs as large as the set value. As a Transmitter, the Function must not generate TLPs exceeding the set value. Permissible values that can be programmed are indicated by the  [Max\_Payload\_Size Supported](#bookmark117)field in the [Device Capabilities Register](#bookmark48) (see [Section 7.5.3.3)](#bookmark48).  Defined encodings for this field are: | | RW |
| **000b 001b** | 128 bytes max payload size  256 bytes max payload size |



Page 726

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | **010b 011b 100b 101b 110b 111b** | 512 bytes max payload size  1024 bytes max payload size  2048 bytes max payload size  4096 bytes max payload size Reserved  Reserved |  |
| Functions that support only the 128-byte max payload size are permitted to hardwire this field to 000b. System software is not required to program the same value for this field for all the Functions of a  Multi-Function Device. Refer toSection 2.2.2for important guidance.  ForARI Devices,[Max\_Payload\_Size](#bookmark139)is determined solely by the setting in Function 0. The settings in the other Functions always return whatever value software programmed for each, but otherwise are  ignored by the component.  Default value of this field is 000b. | |
| 8 | **Extended Tag Field Enable** - This bit, in combination with the[10-Bit Tag Requester Enable](#bookmark141) bit in the [Device Control 2 Register](#bookmark142), determineshow many Tag field bits a Requester is permitted to use.  The following applies when the[10-Bit Tag Requester Enable](#bookmark143) bit is Clear. If the [Extended Tag Field Enable](#bookmark140) bit is Set, the Function is permitted to use an 8-bit Tag field as a Requester. If the bit is Clear, the  Function is restricted to a 5-bit Tag field.  See Section 2.2.6.2for required behavior when the[10-Bit Tag Requester Enable](#bookmark144) bit is Set.  If software changes the value of the[Extended Tag Field Enable](#bookmark140) bit while the Function has outstanding Non-Posted Requests, the result is undefined.  Functions that do not implement this capability hardwire this bit to 0b. Default value of this bit is implementation specific. | | RW |
| 9 | **Phantom Functions Enable** - This bit, in combination with the[10-Bit Tag Requester Enable](#bookmark145) bit in the [Device Control 2 Register](#bookmark146), determineshow many outstanding Non-Posted Requests a Requester is permitted to generate. See Section 2.2.6.2for complete details.  When Set, this bit enables a Function to use unclaimed Functions as Phantom Functions to extend the number of outstanding transaction identifiers. If the bit is Clear, the Function is not allowed to use  Phantom Functions.  Software should not change the value of this bit while the Function has outstanding Non-Posted Requests; otherwise, the result is undefined.  Functions that do not implement this capability hardwire this bit to 0b. Default value of this bit is 0b. | | RW |
| 10 | **Aux Power PM Enable** - When Set this bit, enables a Function to draw auxiliary power independent of  PMEAux power. Functions that require auxiliary power on legacy operating systems should continue to indicate PMEAux power requirements. Auxiliary power is allocated as requested in the Aux\_Current  field of the Power Management Capabilities register (PMC), independent of the [PME\_En](#bookmark39) bit in the Power Management Control/Status register (PMCSR) (seeChapter 5). ForMulti-Function Devices, a component is allowed to draw auxiliary power if at least one of the Functions has this bit set.  Note: Functions that consume auxiliary power must preserve the value of this sticky register when auxiliary power is available. In such Functions, this bit is not modified by Conventional Reset.  Functions that do not implement this capability hardwire this bit to 0b. | | RWS |
| 11 | **Enable No Snoop** - If this bit is Set, the Function is permitted to Set theNo Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency (see | | RW |



Page 727

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | Section 2.2.6.5). Note that setting this bit to 1b should not cause a Function to Set theNo Snoop  attribute on all transactions that it initiates. Even when this bit is Set, a Function is only permitted to Set the No Snoopattribute on a transaction when it can guarantee that the address of the transaction is not stored in any cache in the system.  This bit is permitted to be hardwired to 0b if a Function would never Set theNo Snoopattribute in  transactions it initiates.  Default value of this bit is 1b. | |  |
| 14:12 | **Max\_Read\_Request\_Size** - This field sets the maximum Read Request size for the Function as a  Requester. The Function must not generate Read Requests with a size exceeding the set value. Defined encodings for this field are: | | RW |
| **000b 001b 010b 011b 100b 101b 110b 111b** | 128 bytes maximum Read Request size  256 bytes maximum Read Request size  512 bytes maximum Read Request size  1024 bytes maximum Read Request size  2048 bytes maximum Read Request size  4096 bytes maximum Read Request size Reserved  Reserved |
| Functions that do not generate Read Requests larger than 128 bytes and Functions that do not generate Read Requests on their own behalf are permitted to implement this field as Read Only (RO) with a value of 000b.  Default value of this field is 010b. | |
| 15 | **Bridge Configuration Retry Enable / Initiate Function Level Reset** -this bit has a different meaning based on Function type:  • **PCI Express to PCI/PCI-X Bridges:**  **Bridge Configuration Retry Enable** - When Set, this bit enables PCI Express to PCI/PCI-X  bridges to return Configuration Request Retry Status (CRS) in response to Configuration  Requests that target devices below the bridge. Refer to [PCIe-to-PCI-PCI-X-Bridge] for further details.  Default value of this bit is 0b.  • **Endpoints with** [**Function Level Reset Capability**](#bookmark135)**set to 1b:**  **Initiate Function Level Reset** - A write of 1b initiates Function Level Reset to the Function. The value read by software from this bit is always 0b.  • **All others:**  **Reserved**- Must hardwire the bit to 0b. | | PCI  Express to PCI/PCI-X Bridges:  RW  FLR  Capable  Endpoints:  RW  All others:  RsvdP |



Page 728

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Software UR Reporting Compatibility with 1.0a Devices

With 1.0a device Functions,143 if the [Unsupported Request Reporting Enable](#bookmark138) bit is Set, the Function when

operating as a Completer will send an uncorrectable error Message (if enabled) when a UR error is detected. On platforms where an uncorrectable error Message is handled as a System Error, this will break PC-compatible

Configuration Space probing, so software/firmware on such platforms may need to avoid setting the [Unsupported Request Reporting Enable](#bookmark138) bit.

With device Functions implementing [Role-Based Error Reporting,](#bookmark128) setting the [Unsupported Request Reporting](#bookmark138)

[Enable](#bookmark138) bit will not interfere with PC-compatible Configuration Space probing, assuming that the severity for UR is left at its default of non-fatal. However, setting the [Unsupported Request Reporting Enable](#bookmark138) bit will enable the

Function to report UR errors144 detected with posted Requests, helping avoid this case for potential silent data corruption.

On platforms where robust error handling and PC-compatible Configuration Space probing is required, it is

suggested that software or firmware have the [Unsupported Request Reporting Enable](#bookmark138) bit Set for [Role-Based Error](#bookmark128) [Reporting](#bookmark128) Functions, but clear for 1.0a Functions. Software or firmware can distinguish the two classes of

Functions by examining the[Role-Based Error Reporting](#bookmark128) bit in the [Device Capabilities Register.](#bookmark48)





143. In this context, “1.0a devices” are devices that do not implement [Role-Based Error Reporting.](#bookmark128)

144. With[Role-Based Error Reporting](#bookmark128)devices, setting the SERR# Enable bit in the Command Registeralso implicitly enables UR reporting.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Use of Max\_Payload\_Size

The [Max\_Payload\_Size](#bookmark139)mechanism allows software to control the maximum payload in packets sent by Endpoints to balance latency versus bandwidth trade-offs, particularly for isochronous traffic.

If software chooses to program the [Max\_Payload\_Size](#bookmark139)of various System Elements to non-default values, it must take care to ensure that each packet does not exceed the [Max\_Payload\_Size](#bookmark139)parameter of any System Element along the packet's path. Otherwise, the packet will be rejected by the System Element whose [Max\_Payload\_Size](#bookmark139) parameter is too small.

Discussion of specific algorithms used to configure [Max\_Payload\_Size](#bookmark139)to meet this requirement is beyond the scope of this specification, but software should base its algorithm upon factors such as the following:

• the [Max\_Payload\_Size](#bookmark139)capability of each System Element within a hierarchy

• awareness of when System Elements are added or removed through Hot-Plug operations

• knowing which System Elements send packets to each other, what type of traffic is carried, what type of transactions are used, or if packet sizes are constrained by other mechanisms

For the case of firmware that configures System Elements in preparation for running legacy operating system

environments, the firmware may need to avoid programming a [Max\_Payload\_Size](#bookmark139)above the default of 128 bytes, which is the minimum supported by Endpoints.

For example, if the operating system environment does not comprehend PCI Express, firmware probably should not program a non-default[Max\_Payload\_Size](#bookmark139)for a hierarchy that supports Hot-Plug operations. Otherwise, if no software is present to manage[Max\_Payload\_Size](#bookmark139)settings when a new element is added, improper operation may result. Note that a newly added element may not even support a[Max\_Payload\_Size](#bookmark139)setting as large as the rest of

the hierarchy, in which case software may need to deny enabling the new element or reduce the [Max\_Payload\_Size](#bookmark139)settings of other elements.



**IMPLEMENTATION NOTE**

Use of Max\_Read\_Request\_Size

The [Max\_Read\_Request\_Size](#bookmark147)mechanism allows improved control of bandwidth allocation in systems where Quality of Service (QoS) is important for the target applications. For example, an arbitration scheme based on counting Requests (and not the sizes of those Requests) provides imprecise bandwidth allocation when some Requesters use much larger sizes than others. The [Max\_Read\_Request\_Size](#bookmark147)mechanism can be used to force more uniform allocation of bandwidth, by restricting the upper size of Read Requests.



[**7.5.3.5**](7.5.3.5) **Device Status Register (Offset 0Ah)**

The [Device Status Register](#bookmark49) provides information about PCI Express device (Function) specific parameters.[Figure 7-26](#bookmark148) details allocation of register fields in the[Device Status Register;](#bookmark49)[Table 7-21 pro](#bookmark149)vides the respective bit definitions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 15 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RsvdZ |  |  |  |  |  |  |  |

Correctable Error Detected Non-Fatal Error Detected Fatal Error Detected

Unsupported Request Detected  AUX Power Detected

 Transactions Pending

Emergency Power Reduction Detected

Figure 7-26 Device Status Register Table 7-21 Device Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Correctable Error Detected**- This bit indicates status of correctable errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the[Device Control Register.](#bookmark136) For a Multi-Function Device, each Function indicates status of errors as perceived by the respective Function. For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the  settings of the Correctable Error Mask register.  Default value of this bit is 0b. | RW1C |
| 1 | **Non-Fatal Error Detected**- This bit indicates status of Non-fatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the[Device Control Register.](#bookmark136) For a  Multi-Function Device, each Function indicates status of errors as perceived by the respective Function. For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the settings of the Uncorrectable Error Mask register.  Default value of this bit is 0b. | RW1C |
| 2 | **Fatal Error Detected**- This bit indicates status of Fatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the[Device Control Register.](#bookmark136) For a  Multi-Function Device, each Function indicates status of errors as perceived by the respective Function. For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the settings of the Uncorrectable Error Mask register.  Default value of this bit is 0b. | RW1C |
| 3 | **Unsupported Request Detected**- This bit indicates that the Function received an Unsupported Request. Errors are logged in this register regardless of whether error reporting is enabled or not in the [Device](#bookmark136)  [Control Register.](#bookmark136) For a Multi-Function Device, each Function indicates status of errors as perceived by the respective Function.  Default value of this bit is 0b. | RW1C |
| 4 | **AUX Power Detected**- Functions that require auxiliary power report this bit as Set if auxiliary power is detected by the Function. | RO |
| 5 | **TransactionsPending** - | RO |



Page 731

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Endpoints:  When Set, this bit indicates that the Function has issued Non-Posted Requests that have not been completed. A Function reports this bit cleared only when all outstanding Non-Posted Requests have completed or have been terminated by the Completion Timeout mechanism. This bit must also be cleared upon the completion of an FLR.  Root and Switch Ports:  When Set, this bit indicates that a Port has issued Non-Posted Requests on its own behalf (using the  Port’s own Requester ID) which have not been completed. The Port reports this bit cleared only when all such outstanding Non-Posted Requests have completed or have been terminated by the Completion  Timeout mechanism. Note that Root and Switch Ports implementing only the functionality required by this document do not issue Non-Posted Requests on their own behalf, and therefore are not subject to this case. Root and Switch Ports that do not issue Non-Posted Requests on their own behalf hardwire this bit to 0b. |  |
| 6 | **Emergency Power Reduction Detected**- This bit is Set when the Function is in the Emergency Power  Reduction State. Whenever any condition is present that would cause theEmergency Power Reduction Stateto be entered, the Function remains in theEmergency Power Reduction Stateand writes to this bit have no effect. See Section 6.25for additional details.  Multi-Function Devicesassociated with an Upstream Port must Set this bit in all Functions that support Emergency Power Reduction State.  This bit is RsvdZif the [Emergency Power Reduction Supported](#bookmark150)field is 00b (see [Section 7.5.3.15)](#bookmark151).  This bit is RsvdZin Functions that are not associated with an Upstream Port. Default value is 0b. | RW1C |

[**7.5.3.6**](7.5.3.6) **Link Capabilities Register (Offset 0Ch)**

The [Link Capabilities Register](#bookmark80) identifies PCI Express Link specific capabilities.[Figure 7-27](#bookmark80)details allocation of register fields in the [Link Capabilities Register;](#bookmark80)[Table 7-22 pro](#bookmark153)vides the respective bit definitions.

|  |
| --- |
| 17 15 |
|  |

|  |
| --- |
| 3 0 |
|  |



9 4

11 10

14 12

18

19

20

21

22

23

|  |
| --- |
|  |

|  |
| --- |
|  |



31 24

Port Number

Max Link Speed

Maximum Link Width

ASPM Support

L0s Exit Latency

L1 Exit Latency

Clock Power Management

Surprise Down Error Reporting Capable

Data Link Layer Link Active Reporting Capable

Link Bandwidth Notification Capability

ASPM Optionality Compliance

RsvdP

Figure 7-27 Link Capabilities Register



Page 732

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-22 Link Capabilities Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 3:0 | **Max Link Speed** - This field indicates the maximum Link speed of the associated Port.  The encoded value specifies a Bit Location in the [Supported Link Speeds Vector](#bookmark155) (in the [Link Capabilities](#bookmark156)  [2 Register)](#bookmark157) that corresponds to the maximum Link speed. Defined encodings are: | | RO |
| **0001b 0010b 0011b 0100b 0101b 0110b 0111b** | [Supported Link Speeds Vector](#bookmark158)field bit 0 [Supported Link Speeds Vector](#bookmark159)field bit 1 [Supported Link Speeds Vector](#bookmark160)field bit 2 [Supported Link Speeds Vector](#bookmark161)field bit 3 [Supported Link Speeds Vector](#bookmark162)field bit 4 [Supported Link Speeds Vector](#bookmark163)field bit 5 [Supported Link Speeds Vector](#bookmark164)field bit 6 |
| All other encodings are reserved.  Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions. | |
| 9:4 | **Maximum Link Width** - This field indicates the maximum Link width (xN - corresponding to N Lanes)  implemented by the component. This value is permitted to exceed the number of Lanes routed to the slot (Downstream Port),adapter connector (Upstream Port), or in the case of component-to-component connections, the actual wired connection width.  Defined encodings are: **00 0001b** x1 **00 0010b** x2 **00 0100b** x4 **00 1000b** x8 **00 1100b** x12 **01 0000b** x16  **10 0000b** x32  All other encodings are Reserved.  Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions. | | RO |
| 11:10 | **ASPM Support** /**Active State Power Management Support** - This field indicates the level of ASPM supported on the given PCI Express Link. See Section 5.4.1for ASPM support requirements.  Defined encodings are: | | RO |
| **00b 01b 10b 11b** | No ASPM Support  L0s Supported  L1 Supported  L0s and L1 Supported |
| Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions. | |
| 14:12 | **L0sExit Latency** - This field indicates theL0sexit latency for the given PCI Express Link. The value  reported indicates the length of time this Port requires to complete transition from L0sto L0. IfL0sis not | | RO |



Page 733

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | supported, the value is undefined; however, see the Implementation Note “Potential Issues With Legacy Software When L0sis Not Supported” in Section 5.4.1.1for the recommended value.  Defined encodings are: | |  |
| **000b 001b 010b 011b 100b 101b 110b 111b** | Less than 64 ns  64 ns to less than 128 ns 128 ns to less than 256 ns 256 ns to less than 512 ns 512 ns to less than 1 μs 1 μs to less than 2 μs  2 μs-4 μs  More than 4 μs |
| Note that exit latencies may be influenced by PCI Express reference clock configuration depending upon whether a component uses a common or separate reference clock.  Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions. | |
| 17:15 | **L1 Exit Latency** - This field indicates the L1 Exit Latency for the given PCI Express Link. The value  reported indicates the length of time this Port requires to complete transition from ASPM L1 to L0. If ASPM L1 is not supported, the value is undefined.  Defined encodings are: | | RO |
| **000b 001b 010b 011b 100b 101b 110b 111b** | Less than 1μs  1 μs to less than 2 μs 2 μs to less than 4 μs 4 μs to less than 8 μs 8 μs to less than 16 μs 16 μs to less than 32 μs  32 μs-64 μs  More than 64 μs |
| Note that exit latencies may be influenced by PCI Express reference clock configuration depending upon whether a component uses a common or separate reference clock.  Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions. | |
| 18 | **Clock Power Management** - For Upstream Ports, a value of 1b in this bit indicates that the component tolerates the removal of any reference clock(s) via the “clock request” (CLKREQ#) mechanism when the Link is in the L1and L2/L3 Ready Link states. A value of 0b indicates the component does not have this capability and that reference clock(s) must not be removed in these Link states.  L1 PM Substates defines other semantics for the CLKREQ# signal, which are managed independently of [Clock Power Management.](#bookmark167)  This Capability is applicable only in form factors that support “clock request” (CLKREQ#) capability.  For a Multi-Function Deviceassociated with an Upstream Port, each Function indicates its capability  independently. Power Management configuration software must only permit reference clock removal if all Functions of the Multi-Function Device indicate a 1b in this bit. ForARI Devices, all Functions must indicate the same value in this bit.  For Downstream Ports, this bit must be hardwired to 0b. | | RO |



Page 734

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 19 | **Surprise Down Error Reporting Capable** - For a Downstream Port, this bit must be Set if the component supports the optional capability of detecting and reporting a Surprise Down error condition.  For Upstream Ports and components that do not support this optional capability, this bit must be hardwired to 0b. | RO |
| 20 | **Data Link Layer Link Active Reporting Capable** - For a Downstream Port, this bit must be hardwired to 1b if the component supports the optional capability of reporting the DL\_Active state of the Data Link Control and Management State Machine. For a hot-plug capable Downstream Port (as indicated by the [Hot-Plug Capable](#bookmark169) bit of the [Slot Capabilities Register)](#bookmark170) or a Downstream Port that supports Link speeds greater than 5.0 GT/s, this bit must be hardwired to 1b.  For Upstream Ports and components that do not support this optional capability, this bit must be hardwired to 0b. | RO |
| 21 | **Link Bandwidth Notification Capability** - A value of 1b indicates support for the Link Bandwidth  Notification status and interrupt mechanisms. This capability is required for all Root Ports and Switch Downstream Ports supporting Links wider than x1 and/or multiple Link speeds.  This field is not applicable and is Reserved for Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches.  Functions that do not implement the [Link Bandwidth Notification Capability](#bookmark171) must hardwire this bit to 0b. | RO |
| 22 | **ASPM Optionality Compliance** - This bit must be set to 1b in all Functions. Components implemented against certain earlier versions of this specification will have this bit set to 0b.  Software is permitted to use the value of this bit to help determine whether to enable ASPM or whether to run ASPM compliance tests. | HwInit |
| 31:24 | **Port Number** - This field indicates the PCI Express Port number for the given PCI Express Link.  Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions. | HwInit |

**IMPLEMENTATION NOTE**

Use of the ASPM Optionality Compliance Bit

Correct implementation and utilization of ASPM can significantly reduce Link power. However, ASPM feature

implementations can be complex, and historically, some implementations have not been compliant to the

specification. To address this, some of the ASPM optionality and ASPM entry requirements from earlier revisions of this document have been loosened. However, clear pass/fail compliance testing for ASPM features is also

supported and expected.

The [ASPM Optionality Compliance](#bookmark172) bit was created as a tool to establish clear expectations for hardware and

software. This bit is Set to indicate hardware that conforms to the current specification, and this bit must be Set in components compliant to this specification.

System software as well as compliance software can assume that if this bit is Set, that the associated hardware conforms to the current specification. Hardware should be fully capable of supporting ASPM configuration

management without needing component-specific treatment by system software.

For older hardware that does not have this bit Set, it is strongly recommended for system software to provide

mechanisms to enable ASPM on components that work correctly with ASPM, and to disable ASPM on components that don’t.



5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.5.3.7**](7.5.3.7) **Link Control Register (Offset 10h)**

The [Link Control Register](#bookmark173)controls PCI Express Link specific parameters.[Figure 7-28](#bookmark173)details allocation of register fields in the [Link Control Register;](#bookmark173)[Table 7-23 pro](#bookmark174)vides the respective bit definitions.

|  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 14 | 13 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |

ASPM Control

RsvdP

Read Completion Boundary  Link Disable

Retrain Link

Common Clock Configuration

Extended Synch

Enable Clock Power Management

Hardware Autonomous Width Disable

Link Bandwidth Management Interrupt Enable

Link Autonomous Bandwidth Interrupt Enable

RsvdP

DRS Signaling Control

Figure 7-28 Link Control Register Table 7-23 Link Control Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 1:0 | **ASPM Control** /**Active State Power Management Control**- This field controls the level of ASPM enabled on the given PCI Express Link. See Section 5.4.1.3for requirements on when and how to enable ASPM.  Defined encodings are: | | RW |
| **00b 01b 10b 11b** | Disabled  L0s Entry Enabled L1 Entry Enabled  L0s and L1 Entry Enabled |
| Note: “L0s Entry Enabled” enables the Transmitter to enterL0s. IfL0sis supported, the Receiver must be capable of entering L0seven when the Transmitter is disabled from entering L0s (00b or 10b).  ASPM L1 must be enabled by software in the Upstream component on a Link prior to enabling ASPM L1 in the Downstream component on that Link. When disabling ASPM L1, software must disable ASPM L1 in the Downstream component on a Link prior to disabling ASPM L1 in the Upstream component on that Link. ASPM L1 must only be enabled on the Downstream component if both components on a  Link support ASPM L1. | |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | ForMulti-Function Devices (including ARI Devices), it is recommended that software program the  same value for this field in all Functions. For non-ARI Multi-Function Devices, only capabilities enabled in all Functions are enabled for the component as a whole.  ForARI Devices,[ASPM Control](#bookmark175)is determined solely by the setting in Function 0, regardless of Function 0’s D-state. The settings in the other Functions always return whatever value software programmed for each, but otherwise are ignored by the component.  Default value of this field is 00b unless otherwise required by a particular form factor. |  |
| 3 | **Read Completion Boundary** (**RCB**) -field is meaningful in Root Ports, Endpoints and Bridges. When meaningful, defined encodings are:  **0b** 64 byte **1b** 128 byte  **Root Ports:**[RCB](#bookmark176)contains the the [RCB](#bookmark176)value for the Root Port. Refer toSection 2.3.1.1for the definition of the parameter[RCB.](#bookmark176)  This bit is hardwired for a Root Port and returns its [RCB](#bookmark176)support capabilities.  **Endpoints** [Read Completion Boundary](#bookmark176) [(RCB) - Optionally Set b](#bookmark176)y configuration software to indicate **and** the [RCB](#bookmark176)value of the Root Port Upstream from the Endpoint or Bridge. Refer toSection  **Bridges:** 2.3.1.1 for the definition of the parameter[RCB.](#bookmark176)  Configuration software must only Set this bit if the Root Port Upstream from the Endpoint or Bridge reports an [RCB](#bookmark176)value of 128 bytes (a value of 1b in the [Read](#bookmark176) [Completion Boundary](#bookmark176) bit).  Default value of this bit is 0b.  Functions that do not implement this feature must hardwire the bit to 0b.  **Switch** Not applicable - must hardwire the bit to 0b  **Ports:** | **Root Ports:**  RO  **Endpoints**  **and**  **Bridges:**  RW  **Switch Ports:**  RO |
| 4 | **Link Disable** - This bit disables the Link by directing the LTSSM to the Disabled state when Set; this bit is Reserved on Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches.  Writes to this bit are immediately reflected in the value read from the bit, regardless of actual Link state.  After clearing this bit, software must honor timing requirements defined in Section 6.6.1with respect to the first Configuration Read following a Conventional Reset.  Default value of this bit is 0b. | RW |
| 5 | **Retrain Link** - A write of 1b to this bit initiates Link retraining by directing the Physical Layer LTSSM to the Recovery state. If the LTSSM is already in Recovery or Configuration, re-entering Recovery is  permitted but not required. If the Port is in DPC when a write of 1b to this bit occurs, the result is undefined. Reads of this bit always return 0b.  It is permitted to write 1b to this bit while simultaneously writing modified values to other fields in this register. If the LTSSM is not already in Recovery or Configuration, the resulting Link training must use the modified values. If the LTSSM is already in Recovery or Configuration, the modified values are not required to affect the Link training that's already in progress.  This bit is not applicable and is Reserved for Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches.  This bit always returns 0b when read. | RW |
| 6 | **Common Clock Configuration** - When Set, this bit indicates that this component and the component at the opposite end of this Link are operating with a distributed common reference clock. | RW |



Page 737

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | A value of 0b indicates that this component and the component at the opposite end of this Link are operating with asynchronous reference clock.  For non-ARI Multi-Function Devices, software must program the same value for this bit in all  Functions. If not all Functions are Set, then the component must as a whole assume that its reference clock is not common with the Upstream component.  ForARI Devices,[Common Clock Configuration](#bookmark178)is determined solely by the setting in Function 0. The settings in the other Functions always return whatever value software programmed for each, but  otherwise are ignored by the component.  Components utilize this [Common Clock Configuration](#bookmark178)information to report the correctL0sand L1 Exit Latencies.  After changing the value in this bit in both components on a Link, software must trigger the Link to retrain by writing a 1b to the [Retrain Link](#bookmark177) bit of the Downstream Port.  Default value of this bit is 0b. | |  |
| 7 | **Extended Synch** - When Set, this bit forces the transmission of additional Ordered Sets when exiting the L0sstate (seeSection 4.2.4.6) and when in the Recovery state (seeSection 4.2.6.4.1). This mode provides external devices (e.g., logic analyzers) monitoring the Link time to achieve bit and Symbol lock before the Link enters the L0 state and resumes communication.  ForMulti-Function Devicesif any Function has this bit Set, then the component must transmit the  additional Ordered Sets when exiting L0sor when in Recovery. Default value for this bit is 0b. | | RW |
| 8 | **Enable Clock Power Management** - Applicable only for Upstream Ports and with form factors that support a “Clock Request” (CLKREQ#) mechanism, this bit operates as follows: | | RW |
| **0b 1b** | Clock power management is disabled and device must hold CLKREQ# signallow.  When this bit is Set, the device is permitted to use CLKREQ# signal to power manage Link clock according to protocol defined in appropriate form factor specification. |
| For a non-ARI Multi-Function Device, power-management-configuration software must only Set this bit if all Functions of the Multi-Function Deviceindicate a 1b in the[Clock Power Management](#bookmark167) bit of the [Link Capabilities Register](#bookmark152). The component is permitted to use the CLKREQ# signal to power manage Link clock only if this bit is Set for all Functions.  ForARI Devices,[Clock Power Management](#bookmark167)is enabled solely by the setting in Function 0.The settings in the other Functions always return whatever value software programmed for each, but otherwise are ignored by the component.  The CLKREQ# signal may also be controlled via the L1 PM Substates mechanism. Such control is not affected by the setting of this bit.  Downstream Ports and components that do not support Clock Power Management (as indicated by a 0b value in the[Clock Power Management](#bookmark167) bit of the [Link Capabilities Register)](#bookmark152) must hardwire this bit to 0b.  Default value of this bit is 0b, unless specified otherwise by the form factor specification. | |
| 9 | **Hardware Autonomous Width Disable** - When Set, this bit disables hardware from changing the Link width for reasons other than attempting to correct unreliable Link operation by reducing Link width. For a Multi-Function Deviceassociated with an Upstream Port, the bit in Function 0 is of type RW, and only Function 0 controls the component’s Link behavior. In all other Functions of that device, this bit is of type RsvdP.  Components that do not implement the ability autonomously to change Link width are permitted to hardwire this bit to 0b.  Default value of this bit is 0b. | | RW/RsvdP  (see  description) |



Page 738

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 10 | **Link Bandwidth Management Interrupt Enable** - When Set, this bit enables the generation of an interrupt to indicate that the [Link Bandwidth Management Status](#bookmark180) bit has been Set.  This bit is not applicable and is Reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches.  Functions that do not implement the [Link Bandwidth Notification Capability](#bookmark171) must hardwire this bit to 0b.  Default value of this bit is 0b. | | RW |
| 11 | **Link Autonomous Bandwidth Interrupt Enable** - When Set, this bit enables the generation of an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been Set.  This bit is not applicable and is Reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches.  Functions that do not implement the [Link Bandwidth Notification Capability](#bookmark171) must hardwire this bit to 0b.  Default value of this bit is 0b. | | RW |
| 15:14 | **DRS Signaling Control**- Indicates the mechanism used to report reception of a DRS message. Must be implemented for Downstream Ports with the[DRS Supported](#bookmark181) bit Set in the[Link Capabilities 2 Register.](#bookmark182) Encodings are: | | RW/RsvdP |
| **00b**  **01b**  **10b** | DRS not Reported: If[DRS Supported](#bookmark183)is Set, receiving a DRS Message will set[DRS Message](#bookmark184) [Received](#bookmark185)in the [Link Status 2 Register](#bookmark186) but will otherwise have no effect  DRS Interrupt Enabled: If the[DRS Message Received](#bookmark187) bit in the [Link Status 2 Register](#bookmark188) transitions from 0 to 1, and either MSI or MSI-X is enabled, an MSI or MSI-X interrupt is generated using the vector in[Interrupt Message Number](#bookmark114) [(Section 7.5.3.2 )](#bookmark110)  DRS to FRS Signaling Enabled: If the[DRS Message Received](#bookmark189) bit in the [Link Status 2](#bookmark190)  [Register](#bookmark191)transitions from 0 to 1, the Port must send an FRS Message Upstream with the FRS Reason field set to[DRS Message Received.](#bookmark192) |
| Behavior is undefined if this field is set to 10band the [FRS Supported](#bookmark193) bit in the [Device Capabilities 2](#bookmark194) [Register](#bookmark195) is Clear.  Behavior is undefined if this field is set to 11b.  Downstream Ports with the[DRS Supported](#bookmark196) bit Clear in the[Link Capabilities 2 Register](#bookmark197) must hardwire this field to 00b.  This field is Reserved for Upstream Ports. Default value of this field is 00b. | |



Page 739

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Software Compatibility with ARI Devices

With the [ASPM Control](#bookmark175)field,[Common Clock Configuration](#bookmark178)bit, and [Enable Clock Power Management](#bookmark179)bit in the [Link Control Register](#bookmark62), there are potential software compatibility issues with ARI Devicessince these controls operate strictly off the settings in Function 0 instead of the settings in all Functions.

With compliant software, there should be no issues with the [Common Clock Configuration](#bookmark178) bit, since software is required to set this bit the same in all Functions.

With the [Enable Clock Power Management](#bookmark179) bit, there should be no compatibility issues with software that sets this bit the same in all Functions. However, if software does not set this bit the same in all Functions, and relies on

each Function having the ability to prevent[Clock Power Management](#bookmark167)from being enabled, such software may have compatibility issues with ARI Devices.

With the [ASPM Control](#bookmark175)field, there should be no compatibility issues with software that sets this bit the same in all Functions. However, if software does not set this bit the same in all Functions, and relies on each Function in D0 state having the ability to prevent ASPM from being enabled, such software may have compatibility issues with

ARI Devices.



**IMPLEMENTATION NOTE**

Avoiding Race Conditions When Using the Retrain Link Bit

When software changes Link control parameters and writes a 1b to the [Retrain Link](#bookmark177) bit in order to initiate Link

training using the new parameter settings, special care is required in order to avoid certain race conditions. At any instant the LTSSM may transition to the Recovery or Configuration state due to normal Link activity, without

software awareness. If the LTSSM is already in Recovery or Configuration when software writes updated

parameters to the[Link Control Register,](#bookmark62) as well as a 1b, to the [Retrain Link](#bookmark177) bit, the LTSSM might not use the

updated parameter settings with the current Link training, and the current Link training might not achieve the results that software intended.

To avoid this potential race condition, it is highly recommended that software use the following algorithm or something similar:

1. Software sets the relevant Link control parameters to the desired settings without writing a 1b to the [Retrain Link](#bookmark177) bit.

2. Software polls the[Link Training](#bookmark198) bit in the [Link Status Register](#bookmark199) until the value returned is 0b.

3. Software writes a 1b to the[Retrain Link](#bookmark177) bit without changing any other fields in the [Link Control](#bookmark62) [Register.](#bookmark62)

The above algorithm guarantees that Link training will be based on the Link control parameter settings that software intends.



5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0



**IMPLEMENTATION NOTE**

Use of the Slot Clock Configuration and Common Clock Configuration Bits

In order to determine the common clocking configuration of components on opposite ends of a Link that crosses a connector, two pieces of information are required. The following description defines these requirements.

The first necessary piece of information is whether the Port that connects to the slot uses a clock that has a common source and therefore constant phase relationship to the clock signal provided on the slot. This

information is provided by the system side component through a hardware initialized bit ([Slot Clock](#bookmark200)

[Configuration](#bookmark201)) in its [Link Status Register.](#bookmark202) Note that some electromechanical form factor specifications may

require the Port that connects to the slot use a clock that has a common source to the clock signal provided on the slot.

The second necessary piece of information is whether the component on the adapter uses the clock supplied on the slot or one generated locally on the adapter. The adapter design and layout will determine whether the

component is connected to the clock source provided by the slot. A component going onto this adapter should have some hardware initialized method for the adapter design/designer to indicate the configuration used for

this particular adapter design. This information is reported by bit 12 ([Slot Clock Configuration)](#bookmark203) in the [Link Status](#bookmark204) [Register](#bookmark205)of each Function in the Upstream Port. Note that some electromechanical form factor specifications may require the Port on the adapter to use the clock signal provided on the connector.

System firmware or software will read this value from the components on both ends of a physical Link. If both components report the use of a common clock connection this firmware/software will program bit 6 ([Common](#bookmark178) [Clock Configuration](#bookmark178)) of the [Link Control Register](#bookmark173)to 1b on both components connected to the Link. Each

component uses this bit to determine the length of time required to re-synch its Receiver to the opposing component's Transmitter when exiting L0s.

This value is reported as a time value in bits 12-14 of the [Link Capabilities Register](#bookmark152) (offset 0Ch) and is sent to the opposing Transmitter as part of the initialization process as N\_FTS. Components would be expected to require much longer synch times without common clocking and would therefore report a longer [L0s Exit Latency](#bookmark166)in bits 12-14 of the [Link Capabilities Register](#bookmark152)and would send a larger number for N\_FTS during training. This forces a requirement that whatever software changes this bit should force a Link retrain in order to get the correct N-FTS set for the Receivers at both ends of the Link.

[**7.5.3.8**](7.5.3.8) **Link Status Register (Offset 12h)**

The [Link Status Register](#bookmark205) provides information about PCI Express Link specific parameters.[Figure 7-29](#bookmark206)details allocation of register fields in the[Link Status Register;](#bookmark205)[Table 7-24 pro](#bookmark207)vides the respective bit definitions.

9 4

10

12

13

11

14

15

|  |
| --- |
|  |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 3 0 |
|  |

Current Link Speed

Negotiated Link Width

Undefined

Link Training

Slot Clock Configuration

Data Link Layer Link Active

Link Bandwidth Management Status

Link Autonomous Bandwidth Status

Figure 7-29 Link Status Register Table 7-24 Link Status Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 3:0 | **Current Link Speed** - This field indicates the negotiated Link speed of the given PCI Express Link.  The encoded value specifies a Bit Location in the [Supported Link Speeds Vector](#bookmark209) (in the [Link Capabilities](#bookmark210) [2 Register)](#bookmark211) that corresponds to the current Link speed.  Defined encodings are: | | RO |
| **0001b 0010b 0011b 0100b 0101b 0110b 0111b** | [Supported Link Speeds Vector](#bookmark212)field bit 0 [Supported Link Speeds Vector](#bookmark213)field bit 1 [Supported Link Speeds Vector](#bookmark214)field bit 2 [Supported Link Speeds Vector](#bookmark215)field bit 3 [Supported Link Speeds Vector](#bookmark216)field bit 4 [Supported Link Speeds Vector](#bookmark217)field bit 5 [Supported Link Speeds Vector](#bookmark218)field bit 6 |
| All other encodings are Reserved.  The value in this field is undefined when the Link is not up. | |
| 9:4 | **Negotiated Link Width** - This field indicates the negotiated width of the given PCI Express Link. Defined encodings are:  **00 0001b** x1  **00 0010b** x2  **00 0100b** x4  **00 1000b** x8  **00 1100b** x12  **01 0000b** x16  **10 0000b** x32  All other encodings are Reserved. The value in this field is undefined when the Link is not up. | | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 10 | **Undefined** - The value read from this bit is undefined. In previous versions of this specification, this bit was used to indicate a Link Training Error. System software must ignore the value read from this bit. System software is permitted to write any value to this bit. | RO |
| 11 | **Link Training** - This read-only bit indicates that the Physical Layer LTSSM is in the Configuration or Recovery state, or that 1b was written to the [Retrain Link](#bookmark177) bit but Link training has not yet begun. Hardware clears this bit when the LTSSM exits the Configuration/Recovery state.  This bit is not applicable and Reserved for Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches, and must be hardwired to 0b. | RO |
| 12 | **Slot Clock Configuration** - This bit indicates that the component uses the same physical reference clock that the platform provides on the connector. If the device uses an independent clock irrespective of the presence of a reference clock on the connector, this bit must be clear.  For a Multi-Function Device, each Function must report the same value for this bit. | HwInit |
| 13 | **Data Link Layer Link Active** - This bit indicates the status of the Data Link Control and Management State Machine. It returns a 1b to indicate the DL\_Active state, 0b otherwise.  This bit must be implemented if the[Data Link Layer Link Active Reporting Capable](#bookmark168) bit is 1b. Otherwise, this bit must be hardwired to 0b. | RO |
| 14 | **Link Bandwidth Management Status** - This bit is Set by hardware to indicate that either of the following has occurred without the Port transitioning throughDL\_Downstatus:  • A Link retraining has completed following a write of 1b to the [Retrain Link](#bookmark177) bit.  Note: This bit is Set following any write of 1b to the [Retrain Link](#bookmark177) bit, including when the Link is in the process of retraining for some other reason.  • Hardware has changed Link speed or width to attempt to correct unreliable Link operation, either through an LTSSM timeout or a higher level process.  This bit must be set if the Physical Layer reports a speed or width change was initiated by the Downstream component that was not indicated as an autonomous change.  This bit is not applicable and is Reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches.  Functions that do not implement the [Link Bandwidth Notification Capability](#bookmark171) must hardwire this bit to 0b.  The default value of this bit is 0b. | RW1C |
| 15 | **Link Autonomous Bandwidth Status** - This bit is Set by hardware to indicate that hardware has  autonomously changed Link speed or width, without the Port transitioning throughDL\_Downstatus, for reasons other than to attempt to correct unreliable Link operation.  This bit must be set if the Physical Layer reports a speed or width change was initiated by the Downstream component that was indicated as an autonomous change.  This bit is not applicable and is Reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches.  Functions that do not implement the [Link Bandwidth Notification Capability](#bookmark171) must hardwire this bit to 0b.  The default value of this bit is 0b. | RW1C |



Page 743

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.5.3.9**](7.5.3.9) **Slot Capabilities Register (Offset 14h)**

The [Slot Capabilities Register](#bookmark220) identifies PCI Express slot specific capabilities.[Figure 7-30](#bookmark221)details allocation of register fields in the [Slot Capabilities Register;](#bookmark220)[Table 7-25 pro](#bookmark222)vides the respective bit definitions.

If this register is implemented but the[Slot Implemented](#bookmark113) bit is Clear, the field behavior of this entire register is undefined.

14 7

0

18

19

2

31

3

6

1

4

5

17

16 15

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| Physical Slot Number |

Attention Button Present

Power Controller Present

MRL Sensor Present

Attention Indicator Present

Power Indicator Present

Hot-Plug Surprise

Hot-Plug Capable

Slot Power Limit Value

Slot Power Limit Scale

Electromechanical Interlock Present

No Command Completed Support

Figure 7-30 Slot Capabilities Register Table 7-25 Slot Capabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Attention Button Present** - When Set, this bit indicates that an Attention Button for this slot is electrically controlled by the chassis. | HwInit |
| 1 | **Power Controller Present** - When Set, this bit indicates that a software programmable Power Controller is implemented for this slot/adapter (depending on form factor). | HwInit |
| 2 | **MRL Sensor Present** - When Set, this bit indicates that an MRL Sensor is implemented on the chassis for this slot. | HwInit |
| 3 | **Attention Indicator Present** - When Set, this bit indicates that an Attention Indicator is electrically controlled by the chassis. | HwInit |
| 4 | **Power Indicator Present** - When Set, this bit indicates that a Power Indicator is electrically controlled by the chassis for this slot. | HwInit |
| 5 | **Hot-Plug Surprise** - When Set, this bit indicates that an adapter present in this slot might be removed from the system without any prior notification. This is a form factor specific capability. This bit is an indication to the operating system to allow for such removal without impacting continued software operation.  If the SFI HPS Suppress bit in the SFI Control Registeris Clear, a read of the [Hot-Plug Surprise](#bookmark227) bit  returns the HwInitvalue. If the SFI HPS Suppress bit is Set, a read returns 0b. See See Section 7.9.23.3 . | HwInit/RO  (see  description) |
| 6 | **Hot-Plug Capable** - When Set, this bit indicates that this slot is capable of supporting hot-plug operations. | HwInit |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 14:7 | **Slot Power Limit Value** - In combination with the[Slot Power Limit Scale](#bookmark229)value, specifies the upper limit on power supplied by the slot (see Section 6.9) or by other means to the adapter.  Power limit (in Watts) is calculated by multiplying the value in this field by the value in the [Slot Power](#bookmark230) [Limit Scale](#bookmark231)field except when the[Slot Power Limit Scale](#bookmark232)field equals 00b (1.0x) and [Slot Power Limit](#bookmark228) [Value](#bookmark228)exceeds EFh, the following alternative encodings are used: | | HwInit |
| **F0h F1h F2h**  **F3h to FFh** | 250 W Slot Power Limit  275 W Slot Power Limit  300 W Slot Power Limit  Reserved for [Slot Power Limit Values](#bookmark228) above 300 W |
| This register must be implemented if the [Slot Implemented](#bookmark113) bit is Set.  Writes to this register also cause the Port to send theSet\_Slot\_Power\_Limit Message. The default value prior to hardware/firmware initialization is 0000 0000b. | |
| 16:15 | **Slot Power Limit Scale** - Specifies the scale used for the [Slot Power Limit Value](#bookmark228) (see Section 6.9). Range of Values: | | HwInit |
| **00b 01b 10b 11b** | 1.0x  0.1x  0.01x 0.001x |
| This register must be implemented if the [Slot Implemented](#bookmark113) bit is Set.  Writes to this register also cause the Port to send theSet\_Slot\_Power\_Limit Message. The default value prior to hardware/firmware initialization is 00b. | |
| 17 | **Electromechanical Interlock Present** - When Set, this bit indicates that an Electromechanical Interlock is implemented on the chassis for this slot. | | HwInit |
| 18 | **No Command Completed Support** - When Set, this bit indicates that this slot does not generate  software notification when an issued command is completed by the Hot-Plug Controller. This bit is only permitted to be Set if the hot-plug capable Port is able to accept writes to all fields of the [Slot](#bookmark234) [Control Register](#bookmark235)without delay between successive writes. | | HwInit |
| 31:19 | **Physical Slot Number** - This field indicates the physical slot number attached to this Port. This field must be hardware initialized to a value that assigns a slot number that is unique within the chassis, regardless of the form factor associated with the slot. This field must be initialized to zero for Ports connected to devices that are either integrated on the system board or integrated within the same silicon as the Switch device or Root Port. | | HwInit |

[**7.5.3.10**](7.5.3.10) **Slot Control Register (Offset 18h)**

The [Slot Control Register](#bookmark235)controls PCI Express Slot specific parameters.[Figure 7-31](#bookmark237)details allocation of register fields in the [Slot Control Register;](#bookmark235)[Table 7-26 pro](#bookmark238)vides the respective bit definitions.

[Attention Indicator Control,](#bookmark239)[Power Indicator Control,](#bookmark240) and [Power Controller Control](#bookmark241)fields of the [Slot Control Register](#bookmark235)do not have a defined default value. If these fields are implemented, it is the responsibility of either system firmware or

operating system software to (re)initialize these fields after a reset of the Link.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

In hot-plug capable Downstream Ports, a write to the[Slot Control Register](#bookmark235) must cause a hot-plug command to be

generated (see Section 6.7.3.2for details on hot-plug commands). A write to the[Slot Control Register](#bookmark235)in a Downstream Port that is not hot-plug capable must not cause a hot-plug command to be executed.

If this register is implemented but the[Slot Implemented](#bookmark113) bit is Clear, the field behavior of this entire register with the exception of the [Data Link Layer State Changed Enable](#bookmark242) bit is undefined.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 8 | 7 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Attention Button Pressed Enable  Power Fault Detected Enable

MRL Sensor Changed Enable

Presence Detect Changed Enable

 Command Completed Interrupt Enable

 Hot-Plug Interrupt Enable  Attention Indicator Control

Power Indicator Control  Power Controller Control

 Electromechanical Interlock Control  Data Link Layer State Changed Enable  Auto Slot Power Limit Disable

 In-Band PD Disable

 RsvdP

Figure 7-31 Slot Control Register Table 7-26 Slot Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Attention Button Pressed Enable** - When Set to 1b, this bit enables software notification on an attention button pressed event (seeSection 6.7.3).  If the [Attention Button Present](#bookmark223) bit in the [Slot Capabilities Register](#bookmark170) is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b. | RW |
| 1 | **Power Fault Detected Enable** - When Set, this bit enables software notification on a power fault event (see Section 6.7.3).  If a Power Controller that supports power fault detection is not implemented, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b. | RW |
| 2 | **MRL Sensor Changed Enable** - When Set, this bit enables software notification on a MRL sensor changed event (seeSection 6.7.3).  If the [MRL Sensor Present](#bookmark225) bit in the [Slot Capabilities Register](#bookmark170) is Clear, this bit is permitted to be read-only with a value of 0b. | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | Default value of this bit is 0b. | |  |
| 3 | **Presence Detect Changed Enable** - When Set, this bit enables software notification on a presence detect changed event (seeSection 6.7.3).  If the [Hot-Plug Capable](#bookmark169) bit in the [Slot Capabilities Register](#bookmark170) is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b. | | RW |
| 4 | **Command Completed Interrupt Enable** - If[Command Completed](#bookmark243) notification is supported (if the [No](#bookmark233) [Command Completed Support](#bookmark233) bit in the [Slot Capabilities Register](#bookmark170)is 0b), when Set, this bit enables software notification when a hot-plug command is completed by the Hot-Plug Controller.  If[Command Completed](#bookmark244) notification is not supported, this bit must be hardwired to 0b. Default value of this bit is 0b. | | RW |
| 5 | **Hot-Plug Interrupt Enable** - When Set, this bit enables generation of an interrupt on enabled hot-plug events.  If the [Hot-Plug Capable](#bookmark169) bit in the [Slot Capabilities Register](#bookmark170) is Clear, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b. | | RW |
| 7:6 | **Attention Indicator Control**- If an Attention Indicator is implemented, writes to this field set the Attention Indicator to the written state.  Reads of this field must reflect the value from the latest write, even if the corresponding hot-plug  command is not complete, unless software issues a write without waiting, if required to, for the previous command to complete in which case the read value is undefined.  Defined encodings are: | | RW |
| **00b 01b 10b 11b** | Reserved On  Blink  Off |
| Note: The default value of this field must be one of the non-Reserved values. If the [Attention Indicator](#bookmark225) [Present](#bookmark225) bit in the [Slot Capabilities Register](#bookmark170) is 0b, this bit is permitted to be read-only with a value of 00b. | |
| 9:8 | **Power Indicator Control**- If a Power Indicator is implemented, writes to this field set the Power  Indicator to the written state. Reads of this field must reflect the value from the latest write, even if the corresponding hot-plug command is not complete, unless software issues a write without waiting, if required to, for the previous command to complete in which case the read value is undefined.  Defined encodings are: | | RW |
| **00b 01b 10b 11b** | Reserved On  Blink  Off |
| Note: The default value of this field must be one of the non-Reserved values. If the [Power Indicator](#bookmark226)  [Present](#bookmark226) bit in the [Slot Capabilities Register](#bookmark170) is 0b, this bit is permitted to be read-only with a value of 00b. | |
| 10 | **Power Controller Control**- If a Power Controller is implemented, this bit when written sets the power state of the slot per the defined encodings. Reads of this bit must reflect the value from the latest write, | | RW |



Page 747

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | even if the corresponding hot-plug command is not complete, unless software issues a write, if required to, without waiting for the previous command to complete in which case the read value is undefined.  Note that in some cases the power controller may autonomously remove slot power or not respond to a power-up request based on a detected fault condition, independent of the [Power Controller Control](#bookmark245)  setting.  The defined encodings are: **0b** Power On  **1b** Power Off  If the [Power Controller Present](#bookmark224) bit in the [Slot Capabilities Register](#bookmark220) is Clear, then writes to this bit have no effect and the read value of this bit is undefined. |  |
| 11 | **Electromechanical Interlock Control**- If an Electromechanical Interlock is implemented, a write of 1b to this bit causes the state of the interlock to toggle. A write of 0b to this bit has no effect. A read of this bit always returns a 0b. | RW |
| 12 | **Data Link Layer State Changed Enable** - If the[Data Link Layer Link Active Reporting Capable](#bookmark168)is 1b, this bit enables software notification when [Data Link Layer Link Active](#bookmark219) bit is changed.  If the [Data Link Layer Link Active Reporting Capable](#bookmark168) bit is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b. | RW |
| 13 | **Auto Slot Power Limit Disable** - When Set, this disables the automatic sending of a  Set\_Slot\_Power\_Limit Messagewhen a Link transitions from a non-DL\_Up status to a DL\_Upstatus. Downstream ports that don’t support DPC are permitted to hardwire this bit to 0.  Default value of this bit is implementation specific. | RW |
| 14 | **In-Band PD Disable** - When Set, this bit disables the in-band presence detect mechanism from affecting the [Presence Detect State](#bookmark247) bit, allowing that bit to report out-of-band presence detect exclusively.  Otherwise, the [Presence Detect State](#bookmark248) bit reflects the logical OR of the in-band and out-of-band presence detect mechanisms.  In addition, the [In-Band PD Disable](#bookmark246) bit governs the Component Presence state for the [Downstream](#bookmark249) [Component Presence](#bookmark250)field in the [Link Status 2 Register.](#bookmark251) See Section <7.5.3.20>.  This bit must be implemented if the [In-Band PD Disable Supported](#bookmark252) bit is 1b. Otherwise, this bit must be hardwired to 0b.  Default value of this bit is 0b. | RW |

[**7.5.3.11**](7.5.3.11) **Slot Status Register (Offset 1Ah)**

The [Slot Status Register](#bookmark253) provides information about PCI Express Slot specific parameters.[Figure 7-32](#bookmark254)details allocation of register fields in the[Slot Status Register;](#bookmark253)[Table 7-27 pro](#bookmark255)vides the respective bit definitions. Register fields for status bits not implemented by the device have the RsvdZattribute.

If this register is implemented but the[Slot Implemented](#bookmark113) bit is Clear, the field behavior of this entire register with the exception of the [Data Link Layer State Changed](#bookmark256) bit is undefined.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RsvdP |  |  |  |  |  |  |  |  |  |

Attention Button Pressed  Power Fault Detected

MRL Sensor Changed

Presence Detect Changed

 Command Completed  MRL Sensor State

Presence Detect State

Electromechanical Interlock Status

 Data Link Layer State Changed

Figure 7-32 Slot Status Register Table 7-27 Slot Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Attention Button Pressed**- If an Attention Button is implemented, this bit is Set when the attention button is pressed. If an Attention Button is not supported, this bit must not be Set. | RW1C |
| 1 | **Power Fault Detected**- If a Power Controller that supports power fault detection is implemented, this bit is Set when the Power Controller detects a power fault at this slot. Note that, depending on hardware capability, it is possible that a power fault can be detected at anytime, independent of the [Power](#bookmark245)  [Controller Control](#bookmark241)setting or the occupancy of the slot. If power fault detection is not supported, this bit must not be Set. | RW1C |
| 2 | **MRL Sensor Changed** - If an MRL sensor is implemented, this bit is Set when a [MRL Sensor State](#bookmark257)change is detected. If an MRL sensor is not implemented, this bit must not be Set. | RW1C |
| 3 | **Presence Detect Changed** - This bit is Set when the value reported in the [Presence Detect State](#bookmark258) bit is changed. | RW1C |
| 4 | **Command Completed**- If[Command Completed](#bookmark244) notification is supported (if the [No Command](#bookmark233)  [Completed Support](#bookmark233) bit in the [Slot Capabilities Register](#bookmark170)is 0b), this bit is Set when a hot-plug command has completed and the Hot-Plug Controller is ready to accept a subsequent command. The [Command](#bookmark244) [Completed](#bookmark244)status bit is Set as an indication to host software that the Hot-Plug Controller has processed the previous command and is ready to receive the next command; it provides no guarantee that the  action corresponding to the command is complete.  If[Command Completed](#bookmark244) notification is not supported, this bit must be hardwired to 0b. | RW1C |
| 5 | **MRL Sensor State** - This bit reports the status of the MRL sensor if implemented. Defined encodings are:  **0b** MRL Closed **1b** MRL Open | RO |
| 6 | **Presence Detect State** - This bit indicates the presence of an adapter in the slot. When the [In-Band PD](#bookmark246) [Disable](#bookmark246) bit is Clear, this is reflected by the logical “OR” of the Physical Layer in-band presence detect | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | mechanism and, if present, any out-of-band presence detect mechanism defined for the slot’s  corresponding form factor. Note that the in-band presence detect mechanism requires that power be applied to an adapter for its presence to be detected. Consequently, form factors that require a power controller for hot-plug must implement an out-of-band presence detect mechanism. When the [In-Band](#bookmark246) [PD Disable](#bookmark246) bit is Set, the in-band presence detect mechanism has no effect on this bit.  Defined encodings are: | |  |
| **0b 1b** | Adapter not Present Adapter Present |
| This bit must be implemented on all Downstream Ports that implementslots. For Downstream Ports not connected to slots (where the [Slot Implemented](#bookmark113) bit of the [PCI Express Capabilities Register](#bookmark110)is 0b), this bit must be hardwired to 1b. | |
| 7 | **Electromechanical Interlock Status** - If an Electromechanical Interlock is implemented, this bit indicates the status of the Electromechanical Interlock.  Defined encodings are:  **0b** Electromechanical Interlock Disengaged **1b** Electromechanical Interlock Engaged | | RO |
| 8 | **Data Link Layer State Changed** - This bit is Set when the value reported in the [Data Link Layer Link](#bookmark219) [Active](#bookmark219) bit of the [Link Status Register](#bookmark205) is changed.  In response to a[Data Link Layer State Changed](#bookmark259)event, software must read the [Data Link Layer Link](#bookmark219) [Active](#bookmark219) bit of the [Link Status Register](#bookmark205)to determine if the Link is active before initiating configuration cycles to the hot plugged device. | | RW1C |

**IMPLEMENTATION NOTE**

No Slot Power Controller

For slots that do not implement a power controller, software must ensure that system power planes are enabled to provide power to slots prior to reading [Presence Detect State.](#bookmark248)



[**7.5.3.12**](7.5.3.12) **Root Control Register (Offset 1Ch)**

The [Root Control Register](#bookmark260)controls PCI Express Root Complex specific parameters.[Figure 7-33](#bookmark261)details allocation of register fields in the[Root Control Register;](#bookmark260)[Table 7-28 pro](#bookmark262)vides the respective bit definitions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 15 5 | 4 | 3 | 2 | 1 | 0 |
| RsvdP |  |  |  |  |  |

System Error on Correctable Error Enable  System Error on Non-Fatal Error Enable

System Error on Fatal Error Enable  PME Interrupt Enable

CRS Software Visibility Enable

Figure 7-33 Root Control Register Table 7-28 Root Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **System Error on Correctable Error Enable** - If Set, this bit indicates that a System Error should be  generated if a correctable error (ERR\_COR) is reported by any of the devices in the Hierarchy Domain associated with this Root Port, or by the Root Port itself. The mechanism for signaling a System Error to the system is system specific.  Root Complex Event Collectors provide support for the above-described functionality for RCiEPs. Default value of this bit is 0b. | RW |
| 1 | **System Error on Non-Fatal Error Enable** - If Set, this bit indicates that a System Error should be  generated if a Non-fatal error (ERR\_NONFATAL) is reported by any of the devices in the Hierarchy Domain associated with this Root Port, or by the Root Port itself. The mechanism for signaling a System Error to the system is system specific.  Root Complex Event Collectors provide support for the above-described functionality for RCiEPs. Default value of this bit is 0b. | RW |
| 2 | **System Error on Fatal Error Enable** - If Set, this bit indicates that a System Error should be generated if a Fatal error (ERR\_FATAL) is reported by any of the devices in the Hierarchy Domain associated with this Root Port, or by the Root Port itself. The mechanism for signaling a System Error to the system is system specific.  Root Complex Event Collectors provide support for the above-described functionality for RCiEPs. Default value of this bit is 0b. | RW |
| 3 | **PME Interrupt Enable** - When Set, this bit enables PME interrupt generation upon receipt of a PME  Message as reflected in the [PME Status](#bookmark263) bit (see [Table 7-30](#bookmark264)). A PME interrupt is also generated if the [PME](#bookmark265) [Status](#bookmark266) bit is Set when this bit is changed from Clear to Set (seeSection 5.3.3).  Default value of this bit is 0b. | RW |
| 4 | **CRS Software Visibility Enable** - When Set, this bit enables the Root Port to return Configuration Request Retry Status (CRS) Completion Status to software (seeSection 2.3.1).  Root Ports that do not implement this capability must hardwire this bit to 0b. Default value of this bit is 0b. | RW |



Page 751

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.5.3.13**](7.5.3.13) **Root Capabilities Register (Offset 1Eh)**

The [Root Capabilities Register](#bookmark267) identifies PCI Express Root Port specific capabilities.[Figure 7-34](#bookmark267)details allocation of register fields in the[Root Capabilities Register;](#bookmark267)[Table 7-29 pro](#bookmark268)vides the respective bit definitions.

|  |  |
| --- | --- |
| 31 1 | 0 |
| RsvdP |  |

CRS Software Visibility

Figure 7-34 Root Capabilities Register Table 7-29 Root Capabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **CRS Software Visibility** - When Set, this bit indicates that the Root Port is capable of returning Configuration Request Retry Status (CRS) Completion Status to software (seeSection 2.3.1). | RO |

[**7.5.3.14**](7.5.3.14) **Root Status Register (Offset 20h)**

The [Root Status Register](#bookmark269) provides information about PCI Express device specific parameters.[Figure 7-35](#bookmark269)details allocation of register fields in the[Root Status Register;](#bookmark269)[Table 7-30 pro](#bookmark270)vides the respective bit definitions.

15 0

16

31 18

17

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  | RsvdZ |  |  | PME Requester ID |  |

 PME Status

PME Pending

Figure 7-35 Root Status Register Table 7-30 Root Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PME Requester ID** - This field indicates the PCI Requester ID of the last PME Requester. This field is only valid when the [PME Status](#bookmark272) bit is Set. | RO |
| 16 | **PME Status** - This bit indicates that PME was asserted by the PME Requester indicated in the [PME](#bookmark271)  [Requester ID](#bookmark271)field. Subsequent PMEs are kept pending until the status register is cleared by software by writing a 1b.  Default value of this bit is 0b. | RW1C |
| 17 | **PME Pending** - This bit indicates that another PME ispending when the [PME Status](#bookmark272)bit is Set. When the [PME Status](#bookmark272) bit is cleared by software; the PME is delivered by hardware by setting the [PME Status](#bookmark272) bit | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | again and updating the[PME Requester ID](#bookmark271)field appropriately. The [PME Pending](#bookmark273) bit is cleared by hardware if no more PMEs are pending. |  |

[**7.5.3.15**](7.5.3.15) **Device Capabilities 2 Register (Offset 24h)**

|  |
| --- |
| 3 0 |
|  |

23 22

19 18

26

21

13 12

6

20

16

31

8

9

25 24

10

15 14

4

5

11

17

7

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| 30 27 |
| RsvdP |

Completion Timeout Ranges Supported

Completion Timeout Disable Supported

ARI Forwarding Supported

AtomicOp Routing Supported

32-bit AtomicOp Completer Supported

64-bit AtomicOp Completer Supported

128-bit CAS Completer Supported

No RO-enabled PR-PR Passing

LTR Mechanism Supported

TPH Completer Supported

LN System CLS

10-Bit Tag Completer Supported

10-Bit Tag Requester Supported

OBFF Supported

Extended Fmt Field Supported

End-End TLP Prefix Supported

Max End-End TLP Prefixes

Emergency Power Reduction Supported

Emergency Power Reduction Initialization Required

FRS Supported

Figure 7-36 Device Capabilities 2 Register Table 7-31 Device Capabilities 2 Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 3:0 | **Completion Timeout Ranges Supported**- This field indicates device Function support for the optional Completion Timeout programmability mechanism. This mechanism allows system software to modify the [Completion Timeout Value.](#bookmark275)  This field is applicable only to Root Ports, Endpoints that issue Requests on their own behalf, and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express. For all other  Functions this field is Reserved and must be hardwired to 0000b.  Four time value ranges are defined: | | HwInit |
| **Range A Range B Range C Range D** | 50 μs to 10 ms  10 ms to 250 ms  250 ms to 4 s  4 s to 64 s |
| Bits are set according to the table below to show timeout value ranges supported. | |
| **0000b**  **0001b** | Completion Timeout programming not supported -the Function must implement a timeout value in the range 50 μs to 50 ms.  Range A |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | **0010b 0011b 0110b 0111b 1110b 1111b** | Range B  Ranges A and B  Ranges B and C  Ranges A, B, and C Ranges B,C, and D Ranges A, B,C, and D |  |
| All other values are Reserved.  It is strongly recommended that the Completion Timeout mechanism not expire in less than 10 ms. | |
| 4 | **Completion Timeout Disable Supported**- A value of 1b indicates support for the Completion Timeout Disable mechanism.  The [Completion Timeout Disable](#bookmark276)mechanism is required for Endpoints that issue Requests on their own behalf and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express.  This mechanism is optional for Root Ports.  For all other Functions this field is Reserved and must be hardwired to 0b. | | RO |
| 5 | **ARI Forwarding Supported**- Applicable only to Switch Downstream Ports and Root Ports; must be 0b for other Function types. This bit must be set to 1b if a Switch Downstream Port or Root Port supports this optional capability. See Section 6.13for additional details. | | RO |
| 6 | **AtomicOp Routing Supported**- Applicable only to Switch Upstream Ports, Switch Downstream Ports, and Root Ports; must be 0b for other Function types. This bit must be set to 1b if the Port supports this optional capability. See Section 6.15for additional details. | | RO |
| 7 | **32-bit AtomicOp Completer Supported**- Applicable to Functions with Memory Space BARs as well as all Root Ports; must be 0b otherwise. Includes FetchAdd, Swap, and CAS AtomicOps. This bit must be set to 1b if the Function supports this optional capability. See Section 6.15.3.1for additional RC requirements. | | RO |
| 8 | **64-bit AtomicOp Completer Supported**- Applicable to Functions with Memory Space BARs as well as all Root Ports; must be 0b otherwise. Includes FetchAdd, Swap, and CAS AtomicOps. This bit must be set to 1b if the Function supports this optional capability. See Section 6.15.3.1for additional RC requirements. | | RO |
| 9 | **128-bit CAS Completer Supported**- Applicable to Functions with Memory Space BARs as well as all Root Ports; must be 0b otherwise. This bit must be set to 1b if the Function supports this optional capability. See Section 6.15for additional details. | | RO |
| 10 | **NoRO-enabled PR-PR Passing** - If this bit is Set, the routing element never carries out the passing  permitted by Table 2-40entry A2b that is associated with the Relaxed OrderingAttribute field being Set. This bit applies only for Switches and RCs that support peer-to-peer traffic between Root Ports. This bit applies only to Posted Requests being forwarded through the Switch or RC and does not apply to traffic originating or terminating within the Switch or RC itself. All Ports on a Switch or RC must report the  same value for this bit.  For all other functions, this bit must be 0b. | | HwInit |
| 11 | **LTR Mechanism Supported**- A value of 1b indicates support for the optional Latency Tolerance Reporting (LTR) mechanism.  Root Ports, Switches and Endpoints are permitted to implement this capability.  For a Multi-Function Deviceassociated with an Upstream Port, each Function must report the same value for this bit.  For Bridges and other Functions that do not implement this capability, this bit must be hardwired to 0b. | | RO |



Page 754

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 13:12 | **TPH Completer Supported**- Value indicates Completer support for TPH or Extended TPH. Applicable only to Root Ports and Endpoints. For all other Functions, this field is Reserved.  Defined Encodings are: | | RO |
| **00b 01b 10b 11b** | TPH and Extended TPH Completer not supported.  TPH Completer supported; Extended TPH Completer not supported. Reserved.  Both TPH and Extended TPH Completer supported. |
| See Section 6.17for details. | |
| 15:14 | **LN System CLS** - Applicable only to Root Ports and RCRBs; must be 00b for all other Function types. This field indicates if the Root Port or RCRBsupports LN protocol as an LN Completer, and if so, what cache line size is in effect.  Encodings are: | | HwInit |
| **00b 01b 10b 11b** | LN Completer either not supported or not in effect LN Completer with 64-byte cachelines in effect  LN Completer with 128-byte cachelines in effect Reserved |
| 16 | **10-Bit Tag Completer Supported**- If this bit is Set, the Function supports 10-Bit Tag Completer capability; otherwise, the Function does not. See Section 2.2.6.2 . | | HwInit |
| 17 | **10-Bit Tag Requester Supported**- If this bit is Set, the Function supports 10-Bit Tag Requester capability; otherwise, the Function does not.  This bit must not be Set if the[10-Bit Tag Completer Supported](#bookmark279) bit is Clear.  If the Function is an RCiEP, this bit must be Clear if the RC does not support 10-Bit Tag Completer capability for Requests coming from this RCiEP.  Note that 10-Bit Tag field generation must be enabled by the[10-Bit Tag Requester Enable](#bookmark280) bit in the [Device Control 2 Register](#bookmark281)of the Requester Function before 10-Bit Tags can be generated by the  Requester. See Section 2.2.6.2 . | | HwInit |
| 19:18 | **OBFF Supported**- This field indicates if OBFF is supported and, if so, what signaling mechanism is used. | | HwInit |
| **00b 01b 10b 11b** | OBFF Not Supported  OBFF supported using Message signaling only  OBFF supported using WAKE# signaling only  OBFF supported using WAKE# and Message signaling |
| The value reported in this field must indicate support for WAKE# signaling only if:  • for a Downstream Port, driving the WAKE# signal for OBFF is supported and the connector or component connected Downstream is known to receive that same WAKE# signal  • for an Upstream Port, receiving the WAKE# signal for OBFF is supported and, if the component is on an add-in-card, that the component is connected to the WAKE# signal on theconnector.  Root Ports, Switch Ports, and Endpoints are permitted to implement this capability.  For a Multi-Function Deviceassociated with an Upstream Port, each Function must report the same value for this field.  For Bridges and Ports that do not implement this capability, this field must be hardwired to 00b. | |



Page 755

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 20 | **Extended FmtField Supported**- If Set, the Function supports the 3-bit definition of the Fmt field. If Clear, the Function supports a 2-bit definition of the Fmt field. See Section 2.2 .  Must be Set for Functions that support End-End TLP Prefixes. All Functions in an Upstream Port must have the same value for this bit. Each Downstream Port of a component may have a different value for this bit.  It is strongly recommended that Functions support the 3-bit definition of the Fmt field. | | RO |
| 21 | **End-End TLP Prefix Supported**- Indicates whether End-End TLP Prefix support is offered by a Function. Values are:  **0b** No Support  **1b** Support is provided to receive TLPs containing End-End TLP Prefixes. All Ports of a Switch must have the same value for this bit. | | HwInit |
| 23:22 | **Max End-End TLP Prefixes** - Indicates the maximum number of End-End TLP Prefixes supported by this Function. See Section 2.2.10.2for important details. Values are: | | HwInit |
| **01b 10b 11b 00b** | 1 End-End TLP Prefix  2 End-End TLP Prefixes  3 End-End TLP Prefixes  4 End-End TLP Prefixes |
| If[End-End TLP Prefix Supported](#bookmark282) is Clear, this field is RsvdP.  Different Root Ports that have the [End-End TLP Prefix Supported](#bookmark282) bit Set are permitted to report different values for this field.  For Switches where [End-End TLP Prefix Supported](#bookmark282)is Set, this field must be 00b indicating support for up to four End-End TLP Prefixes. | |
| 25:24 | **Emergency Power Reduction Supported**- Indicates support level of the optional Emergency Power  Reduction Statefeature. A Function can enterEmergency Power Reduction Stateautonomously, or  based on one of two mechanisms defined by the associated Form Factor Specification. Functions that are in theEmergency Power Reduction Stateconsume less power. The Emergency Power Reduction  mechanism permits a chassis to request add-in cards to rapidly enterEmergency Power Reduction State without involving system software. See Section 6.25for additional details.  Values are: | | HwInit |
| **00b 01b**  **10b**  **11b** | Emergency Power Reduction Statenot supported  Emergency Power Reduction Stateis supported and is triggered by Device Specific mechanism(s)  Emergency Power Reduction Stateis supported and is triggered either by the mechanism defined in the corresponding Form Factor specification or by Device Specific  mechanism(s) Reserved |
| This field is RsvdPin Functions that are not associated with an Upstream Port.  ForMulti-Function Devicesassociated with an Upstream Port, all Functions that report a non-zero value for this field, must report the same non-zero value for this field.  Default value is 00b.  After reset, once this field returns a non-zero value, it must continue to return the same non-zero value, until the next reset. | |
| 26 | **Emergency Power Reduction Initialization Required**- If Set, the Function requires complete or partial initialization upon exit from the Emergency Power Reduction State. If Clear, the Function requires no | | HwInit |



Page 756

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | software intervention to return to normal operation upon exit from the Emergency Power Reduction State. See Section 6.25for additional details.  ForMulti-Function Devicesassociated with an Upstream Port, all Functions must report the same value for this bit.  This bit is RsvdPin Functions that are not associated with an Upstream Port. Default value is 0b.  After reset, when this field returns a non-zero value, it must continue to return the same non-zero value. |  |
| 31 | **FRS Supported**- When Set, indicates support for the optional Function Readiness Status (FRS) capability.  Must be Set for all Functions that support generation or reception capabilities ofFRS Messages. Must not be Set by Switch Functions that do not generateFRS Messageson their own behalf. | HwInit |

**IMPLEMENTATION NOTE**

Use of the No RO-enabled PR-PR Passing Bit

The [No RO-enabled PR-PR Passing](#bookmark278) bit allows platforms to utilize PCI Express switching elements on the path

between a requester and completer for requesters that could benefit from a slightly less relaxed ordering model. An example is a device that cannot ensure that multiple overlapping posted writes to the same address are

outstanding at the same time. The method by which such a device is enabled to utilize this mode is beyond the scope of this specification.



5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.5.3.16**](7.5.3.16) **Device Control 2 Register (Offset 28h)**

10

6

8

12

14 13

9

4

5

7

11

15

|  |
| --- |
|  |

|  |
| --- |
| 3 0 |
|  |

Completion Timeout Value

Completion Timeout Disable

ARI Forwarding Enable

AtomicOp Requester Enable

AtomicOp Egress Blocking

IDO Request Enable

IDO Completion Enable

LTR Mechanism Enable

Emergency Power Reduction Request

10-Bit Tag Requester Enable

OBFF Enable

End-End TLP Prefix Blocking

Figure 7-37 Device Control 2 Register Table 7-32 Device Control 2 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 3:0 | **Completion Timeout Value** - In device Functions that support Completion Timeout programmability, this field allows system software to modify the [Completion Timeout Value.](#bookmark284) This field is applicable to Root Ports, Endpoints that issue Requests on their own behalf, and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express. For all other Functions this field is Reserved and must be hardwired to 0000b.  A Function that does not support this optional capability must hardwire this field to 0000band is required to implement a timeout value in the range 50 μs to 50 ms. Functions that support  Completion Timeout programmability must support the values given below corresponding to the programmability ranges indicated in the [Completion Timeout Ranges Supported](#bookmark274)field.  Defined encodings:  **0000b** Default range: 50 μs to 50 ms  It is strongly recommended that the Completion Timeout mechanism not expire in less than 10 ms. Values available if Range A (50 μs to 10 ms) programmability range is supported:  **0001b** 50 μs to 100 μs  **0010b** 1 ms to 10 ms  Values available if Range B (10 ms to 250 ms) programmability range is supported: **0101b** 16 ms to 55 ms  **0110b** 65 ms to 210 ms  Values available if Range C (250 ms to 4 s) programmability range is supported: | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | **1001b** 260 ms to 900 ms  **1010b** 1 s to 3.5 s  Values available if the Range D (4 s to 64 s) programmability range is supported: **1101b** 4 s to 13 s  **1110b** 17 s to 64 s  Values not defined above are Reserved.  Software is permitted to change the value in this field at anytime. For Requests already pending when the [Completion Timeout Value](#bookmark284)is changed, hardware is permitted to use either the new or the old  value for the outstanding Requests, and is permitted to base the start time for each Request either on when this value was changed or on when each request was issued.  The default value for this field is 0000b. |  |
| 4 | **Completion Timeout Disable** - When Set, this bit disables the Completion Timeout mechanism.  This bit is required for all Functions that support the [Completion Timeout Disable](#bookmark276)Capability.  Functions that do not support this optional capability are permitted to hardwire this bit to 0b  Software is permitted to Set or Clear this bit at anytime. When Set, the Completion Timeout detection mechanism is disabled. If there are outstanding Requests when the bit is cleared, it is permitted but not required for hardware to apply the completion timeout mechanism to the outstanding Requests. If this is done, it is permitted to base the start time for each Request on either the time this bit was  cleared or the time each Request was issued. The default value for this bit is 0b. | RW |
| 5 | **ARI Forwarding Enable** - When set, the Downstream Port disables its traditional Device Number field being 0 enforcement when turning a Type 1 Configuration Request into a Type 0 Configuration  Request, permitting access to Extended Functions in an ARI Deviceimmediately below the Port. See Section 6.13 .  Default value of this bit is 0b. Must be hardwired to 0b if the [ARI Forwarding Supported](#bookmark277) bit is 0b. This bit is not applicable and Reserved for Upstream Ports. | RW/RsvdP |
| 6 | **AtomicOp Requester Enable** - Applicable only to Endpoints and Root Ports; must be hardwired to 0b for other Function types. The Function is allowed to initiate AtomicOp Requests only if this bit and the Bus Master Enable bit in the Command register are both Set.  This bit is required to beRWif the Endpoint or Root Port is capable of initiating AtomicOp Requests, but otherwise is permitted to be hardwired to 0b.  This bit does not serve as a capability bit. This bit is permitted to beRWeven if no AtomicOp Requester capabilities are supported by the Endpoint or Root Port.  Default value of this bit is 0b. | RW |
| 7 | **AtomicOp Egress Blocking** - Applicable and mandatory for Switch Upstream Ports, Switch  Downstream Ports, and Root Ports that implement AtomicOp routing capability; otherwise must be hardwired to 0b.  When this bit is Set, AtomicOp Requests that target going out this Egress Port must be blocked. See Section 6.15.2 .  Default value of this bit is 0b. | RW |
| 8 | **IDO Request Enable** - If this bit is Set, the Function is permitted to set theID-Based Ordering (IDO) bit (Attr[2]) of Requests it initiates (seeSection 2.2.6.3and Section 2.4).  Endpoints, including RC Integrated Endpoints, and Root Ports are permitted to implement this capability. | RW |



Page 759

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | A Function is permitted to hardwire this bit to 0b if it never sets the IDO attribute in Requests. Default value of this bit is 0b. | |  |
| 9 | **IDO Completion Enable** - If this bit is Set, the Function is permitted to set theID-Based Ordering (IDO) bit (Attr[2]) of Completions it returns (seeSection 2.2.6.3and Section 2.4).  Endpoints, including RC Integrated Endpoints, and Root Ports are permitted to implement this capability.  A Function is permitted to hardwire this bit to 0b if it never sets the IDO attribute in Completions. Default value of this bit is 0b. | | RW |
| 10 | **LTR Mechanism Enable** - When Set to 1b, this bit enables Upstream Ports to send LTR messages and Downstream Ports to process LTR Messages.  For a Multi-Function Deviceassociated with an Upstream Port of a device that implements LTR, the bit in Function 0 is RW, and only Function 0 controls the component’s Link behavior. In all other Functions of that device, this bit is RsvdP.  Functions that do not implement the LTR mechanism are permitted to hardwire this bit to 0b. Default value of this bit is 0b.  For Downstream Ports, this bit must be reset to the default value if the Port goes toDL\_Downstatus. | | RW/RsvdP |
| 11 | **Emergency Power Reduction Request** - If Set, all Functions in the component that support Emergency Power Reduction State must enter theEmergency Power Reduction State. If Clear these Functions  must exit the Emergency Power Reduction Stateif no other reasons exist to preclude exiting this state. See Section 6.25for additional details.  This bit is implemented in the lowest numbered Function associated with an Upstream Port that has a non-zero value in the[Emergency Power Reduction Supported](#bookmark283)field. This bit is RsvdPin all other  Functions.  Default is 0b. | | RW/RsvdP |
| 12 | **10-Bit Tag Requester Enable** - This bit, in combination with the[Extended Tag Field Enable](#bookmark140) bit in the [Device Control Register](#bookmark136), determineshow many Tag field bits a Requester is permitted to use. When the [10-Bit Tag Requester Enable](#bookmark280) bit is Set, the Requester is permitted to use 10-Bit Tags. See Section  2.2.6.2 for complete details.  If software changes the value of this bit while the Function has outstanding Non-Posted Requests, the result is undefined.  Functions that do not implement 10-Bit Tag Requester capability are permitted to hardwire this bit to 0b.  Default value of this bit is 0b. | | RW |
| 14:13 | **OBFF Enable** - This field enables the OBFF mechanism and selects the signaling method. | | RW/RsvdP  (see  description) |
| **00b 01b 10b 11b** | Disabled  Enabled using Message signaling [Variation A] Enabled using Message signaling [Variation B] Enabled using WAKE# signaling |
| See Section 6.19for an explanation of the above encodings.  This field is required for all Ports that support the OBFF Capability.  For a Multi-Function Deviceassociated with an Upstream Port of a Device that implements OBFF, the field in Function 0 is of type RW, and only Function 0 controls the Component’s behavior. In all other Functions of that Device, this field is of type RsvdP. | |



Page 760

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | Ports that do not implement OBFF are permitted to hardwire this field to 00b. Default value of this field is 00b. | |  |
| 15 | **End-End TLP Prefix Blocking** - Controls whether the routing function is permitted to forward TLPs containing an End-End TLP Prefix. Values are: | | RW(see description) |
| **0b 1b** | Forwarding Enabled - Function is permitted to send TLPs with End-End TLP Prefixes.  Forwarding Blocked - Function is not permitted to send TLPs with End-End TLP Prefixes. |
| This bit affects TLPs that exit the Switch/Root Complex using the associated Port. It does not affect TLPs forwarded internally within the Switch/Root Complex. It does not affect TLPs that enter through the associated Port, that originate in the associated Port or originate in a Root Complex Integrated  Device integrated with the associated Port. As described in Section 2.2.10.2 , blocked TLPs are reported by the TLP Prefix Blocked Error.  The default value of this bit is 0b.  This bit is hardwired to 1b in Root Ports that support End-End TLP Prefixes but do not support forwarding of End-End TLP Prefixes.  This bit is applicable to Root Ports and Switch Ports where the [End-End TLP Prefix Supported](#bookmark282) bit is Set. This bit is not applicable and is RsvdP in all other cases. | |

[**7.5.3.17**](7.5.3.17) **Device Status 2 Register (Offset 2Ah)**

This section is a placeholder. There are no capabilities that require this register. This register must be treated by software as RsvdZ.

[**7.5.3.18**](7.5.3.18) **Link Capabilities 2 Register (Offset 2Ch)**

|  |
| --- |
| 7 1 |
|  |

|  |
| --- |
| 30 25 |
| RsvdP |

0

8

15 9

23

24

31

|  |
| --- |
|  |

|  |
| --- |
| 22 16 |
|  |

RsvdP

Supported Link Speeds Vector

Crosslink Supported

Lower SKP OS Generation Supported Speeds Vector

Lower SKP OS Reception Supported Speeds Vector

Retimer Presence Detect Supported

Two Retimers Presence Detect Supported

DRS Supported

Figure 7-38 Link Capabilities 2 Register Table 7-33 Link Capabilities 2 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:1 | **Supported Link Speeds Vector** - This field indicates the supported Link speed(s) of the associated  Port. For each bit, a value of 1b indicates that the corresponding Link speed is supported; otherwise, the Link speed is not supported. See Section 8.2.1for further requirements. | HwInit/RsvdP |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | Bit definitions within this field are: | |  |
| **Bit 0**  **Bit 1**  **Bit 2**  **Bit 3**  **Bit 4**  **Bits 6:5** | 2.5 GT/s 5.0 GT/s 8.0 GT/s 16.0 GT/s 32.0 GT/s RsvdP |
| Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions. | |
| 8 | **Crosslink Supported**- When set to 1b, this bit indicates that the associated Port supports crosslinks (see Section 4.2.6.3.1). When set to 0b on a Port that supports Link speeds of 8.0 GT/s or higher, this bit indicates that the associated Port does not support crosslinks. When set to 0b on a Port that only supports Link speeds of 2.5 GT/s or 5.0 GT/s, this bit provides no information regarding the Port’s  level of crosslink support.  It is recommended that this bit be Set in any Port that supports crosslinks even though doing so is only required for Ports that also support operating at 8.0 GT/s or higher Link speeds.  Note: Software should use this bit when referencing fields whose definition depends on whether or not the Port supports crosslinks (see [Section 7.7.3.4)](#bookmark286).  Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions. | | RO |
| 15:9 | **Lower SKP OS Generation Supported Speeds Vector** - If this field is non-zero, it indicates that the Port, when operating at the indicated speed(s) supports SRISand also supports software control of the SKP Ordered Set transmission scheduling rate.  Bit definitions within this field are: | | HwInit/RsvdP |
| **Bit 0**  **Bit 1**  **Bit 2**  **Bit 3**  **Bit 4**  **Bits 6:5** | 2.5 GT/s 5.0 GT/s 8.0 GT/s 16.0 GT/s 32.0 GT/s RsvdP |
| Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions.  Behavior is undefined if a bit is Set in this field and the corresponding bit is not Set in the [Supported](#bookmark164) [Link Speeds Vector.](#bookmark164) | |
| 22:16 | **Lower SKP OS Reception Supported Speeds Vector** - If this field is non-zero, it indicates that the  Port, when operating at the indicated speed(s) supports SRISand also supports receiving SKP OS at  the rate defined for SRNSwhile running in SRIS. Bit definitions within this field are: | | HwInit/RsvdP |
| **Bit 0 Bit 1 Bit 2 Bit 3** | 2.5 GT/s 5.0 GT/s 8.0 GT/s 16.0 GT/s |



Page 762

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | **Bit 4**  **Bits 6:5** | 32.0 GT/s RsvdP |  |
| Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions.  Behavior is undefined if a bit is Set in this field and the corresponding bit is not Set in the [Supported](#bookmark164) [Link Speeds Vector.](#bookmark164) | |
| 23 | **Retimer Presence Detect Supported**- When set to 1b, this bit indicates that the associated Port supports detection and reporting of Retimer presence.  This bit must be set to 1b in a Port when the [Supported Link Speeds Vector](#bookmark164)of the [Link Capabilities 2](#bookmark157) [Register](#bookmark157)indicates support for a Link speed of 16.0 GT/s or higher.  It is permitted to be set to 1b regardless of the supported Link speeds.  Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions. | | HwInit/RsvdP |
| 24 | **Two Retimers Presence Detect Supported**- When set to 1b, this bit indicates that the associated Port supports detection and reporting of two Retimers presence.  This bit must be set to 1b in a Port when the [Supported Link Speeds Vector](#bookmark164)of the [Link Capabilities 2](#bookmark157) [Register](#bookmark157)indicates support for a Link speed of 16.0 GT/s or higher.  It is permitted to be set to 1b regardless of the supported Link speeds if the [Retimer Presence Detect](#bookmark288) [Supported](#bookmark288) bit is also set to 1b.  Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions. | | HwInit/RsvdP |
| 31 | **DRS Supported**- When Set, indicates support for the optional Device Readiness Status (DRS) capability.  Must be Set in Downstream Ports that support DRS. Must be Set in Downstream Ports that support FRS.  For Upstream Ports that support DRS, it is strongly recommended that this bit be Set in Function 0. For all other Functions associated with an Upstream Port, this bit must be Clear.145  Must be Clear in Functions that are not associated with a Port. RsvdPin all other Functions. | | HwInit/RsvdP |



145. It is expressly permitted for Upstream Ports to send DRS Messages even when the[DRS Supported](#bookmark290) bit is Clear.

Page 763

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Software Management of Link Speeds With Earlier Hardware

Hardware components compliant to versions prior to [PCIe-3.0] either did not implement the[Link Capabilities 2](#bookmark157) [Register,](#bookmark157) or the register was Reserved.

For software to determine the supported Link speeds for components where the [Link Capabilities 2 Register](#bookmark157)is either not implemented, or the value of its [Supported Link Speeds Vector](#bookmark164)is 0000000b, software can read bits 3:0 of the [Link Capabilities Register](#bookmark152) (now defined to be the[Max Link Speed](#bookmark154)field), and interpret the value as follows:

**0001b**

2.5 GT/s Link speed supported

**0010b**

5.0 GT/s and 2.5 GT/s Link speeds supported

For such components, the encoding of the values for the [Current Link Speed](#bookmark208)field (in the [Link Status Register)](#bookmark205) and [Target Link Speed](#bookmark291)field (in the [Link Control 2 Register)](#bookmark292) is the same as above.



**IMPLEMENTATION NOTE**

Software Management of Link Speeds With Future Hardware

It is strongly encouraged that software primarily utilize the [Supported Link Speeds Vector](#bookmark164)instead of the [Max Link](#bookmark154) [Speed](#bookmark154)field, so that software can determine the exact set of supported speeds on current and future hardware. This can avoid software being confused if a future specification defines Links that do not require support for all slower speeds.



[**7.5.3.19**](7.5.3.19) **Link Control 2 Register (Offset 30h)**

15 12 11 10 9 7 6 5 4 3 0

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

Target Link Speed  Enter Compliance

Hardware Autonomous Speed Disable  Selectable De-emphasis

 Transmit Margin

 Enter Modified Compliance

Compliance SOS

Compliance Preset/De-emphasis

Figure 7-39 Link Control 2 Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-34 Link Control 2 Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 3:0 | **Target Link Speed** - For Downstream Ports, this field sets an upper limit on Link operational speed by restricting the values advertised by the Upstream component in its training sequences.  The encoded value specifies a Bit Location in the [Supported Link Speeds Vector](#bookmark164) (in the [Link](#bookmark157) [Capabilities 2 Register](#bookmark157)) that corresponds to the desired target Link speed.  Defined encodings are: | | RWS/RsvdP  (see  description) |
| **0001b 0010b 0011b 0100b 0101b 0110b 0111b Others** | [Supported Link Speeds Vector](#bookmark164)field bit 0 [Supported Link Speeds Vector](#bookmark164)field bit 1 [Supported Link Speeds Vector](#bookmark164)field bit 2 [Supported Link Speeds Vector](#bookmark164)field bit 3 [Supported Link Speeds Vector](#bookmark164)field bit 4 [Supported Link Speeds Vector](#bookmark164)field bit 5 [Supported Link Speeds Vector](#bookmark164)field bit 6 All other encodings are Reserved. |
| If a value is written to this field that does not correspond to a supported speed (as indicated by the [Supported Link Speeds Vector](#bookmark164)), the result is undefined.  If either of the [Enter Compliance](#bookmark293)or [Enter Modified Compliance](#bookmark294) bits are implemented, then this field must also be implemented.  The default value of this field is the highest Link speed supported by the component (as reported in the [Max Link Speed](#bookmark154)field of the [Link Capabilities Register](#bookmark152)) unless the corresponding platform/form factor requires a different default value.  For both Upstream and Downstream Ports, this field is used to set the target compliance mode speed when software is using the[Enter Compliance](#bookmark295) bit to force a Link into compliance mode.  For Upstream Ports, if the[Enter Compliance](#bookmark296) bit is Clear, this field is permitted to have no effect.  For a Multi-Function Deviceassociated with an Upstream Port, the field in Function 0 is of type RWS, and only Function 0 controls the component’s Link behavior. In all other Functions of that device, this field is of type RsvdP.  Components that support only the 2.5 GT/s speed are permitted to hardwire this field to 0000b. | |
| 4 | **Enter Compliance** - Software is permitted to force a Link to enter Compliance mode (at the speed  indicated in the [Target Link Speed](#bookmark291)field and the de-emphasis/preset level indicated by the [Compliance](#bookmark297) [Preset/De-emphasis](#bookmark298)field) by setting this bit to 1b in both components on a Link and then initiating a hot reset on the Link.  Default value of this bit following Fundamental Reset is 0b.  For a Multi-Function Deviceassociated with an Upstream Port, the bit in Function 0 is of type RWS,  and only Function 0 controls the component’s Link behavior. In all other Functions of that device, this bit is of type RsvdP.  Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 0b.  This bit is intended for debug, compliance testing purposes only. System firmware and software is  allowed to modify this bit only during debug or compliance testing. In all other cases, the system must ensure that this bit is set to the default value. | | RWS/RsvdP  (see  description) |
| 5 | **Hardware Autonomous Speed Disable** - When Set, this bit disables hardware from changing the Link speed for device-specific reasons other than attempting to correct unreliable Link operation by  reducing Link speed. Initial transition to the highest supported common link speed is not blocked by this bit. | | RWS/RsvdP  (see  description) |



Page 765

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | For a Multi-Function Deviceassociated with an Upstream Port, the bit in Function 0 is of type RWS,  and only Function 0 controls the component’s Link behavior. In all other Functions of that device, this bit is of type RsvdP.  Functions that do not implement the associated mechanism are permitted to hardwire this bit to 0b. Default value of this bit is 0b. | |  |
| 6 | **Selectable De-emphasis** - When the Link is operating at 5.0 GT/s speed, this bit is used to control the transmit de-emphasis of the linkin specific situations. See Section 4.2.6for detailed usage  information. Encodings: | | HwInit |
| **1b 0b** | -3.5 dB -6 dB |
| When the Link is not operating at 5.0 GT/s speed, the setting of this bit has no effect. Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 0b.  This bit is not applicable and Reserved for Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches. | |
| 9:7 | **Transmit Margin** - This field controls the value of the non-deemphasized voltage level at the  Transmitter pins. This field is reset to 000b on entry to the LTSSMPolling.Configurationsubstate (see Chapter 4for details of how the Transmitter voltage level is determined in various states).  Encodings:  **000b** Normal operating range  **001b-111b** As defined in Section 8.3.4 not all encodings are required to be implemented.  For a Multi-Function Deviceassociated with an Upstream Port, the field in Function 0 is of type RWS, and only Function 0 controls the component’s Link behavior. In all other Functions of that device, this field is of type RsvdP.  Default value of this field is 000b.  Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 000b.  This field is intended for debug, compliance testing purposes only. System firmware and software is allowed to modify this field only during debug or compliance testing. In all other cases, the system must ensure that this field is set to the default value. | | RWS/RsvdP  (see  description) |
| 10 | **Enter Modified Compliance** - When this bit is set to 1b, the device transmits Modified Compliance Pattern if the LTSSM entersPolling.Compliancesubstate.  Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 0b.  For a Multi-Function Deviceassociated with an Upstream Port, the bit in Function 0 is of type RWS,  and only Function 0 controls the component’s Link behavior. In all other Functions of that device, this bit is of type RsvdP.  Default value of this bit is 0b.  This bit is intended for debug, compliance testing purposes only. System firmware and software is  allowed to modify this bit only during debug or compliance testing. In all other cases, the system must ensure that this bit is set to the default value. | | RWS/RsvdP  (see  description) |
| 11 | **Compliance SOS** - When set to 1b, the LTSSM is required to send SKP Ordered Sets between sequences when sending the Compliance Pattern or Modified Compliance Pattern.  For a Multi-Function Deviceassociated with an Upstream Port, the bit in Function 0 is of type RWS,  and only Function 0 controls the component’s Link behavior. In all other Functions of that device, this bit is of type RsvdP. | | RWS/RsvdP  (see  description) |



Page 766

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | The default value of this bit is 0b.  This bit is applicable when the Link is operating at 2.5 GT/s or 5.0 GT/s data rates only.  Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 0b. | |  |
| 15:12 | **Compliance Preset/De-emphasis** -  For 8.0 GT/s and higher Data Rate: This field sets the Transmitter Preset in Polling.Compliancestate if the entry occurred due to the[Enter Compliance](#bookmark296) bit being 1b. The encodings are defined in Section  4.2.3.2. Results are undefined if a reserved preset encoding is used when entering Polling.Compliance in this way.  For 5.0 GT/s Data Rate: This field sets the de-emphasis level in Polling.Compliancestate if the entry occurred due to the[Enter Compliance](#bookmark296) bit being 1b.  Defined Encodings are: | | RWS/RsvdP  (see  description) |
| **0001b 0000b** | -3.5 dB -6 dB |
| When the Link is operating at 2.5 GT/s, the setting of this field has no effect. Components that support only 2.5 GT/s speed are permitted to hardwire this field to 0000b.  For a Multi-Function Deviceassociated with an Upstream Port, the field in Function 0 is of type RWS, and only Function 0 controls the component’s Link behavior. In all other Functions of that device, this field is of type RsvdP.  The default value of this field is 0000b.  This field is intended for debug and compliance testing purposes. System firmware and software is allowed to modify this field only during debug or compliance testing. In all other cases, the system must ensure that this field is set to the default value. | |

**IMPLEMENTATION NOTE**

Selectable De-emphasis Usage

Selectable De-emphasissetting is applicable only to Root Ports and Switch Downstream Ports. The De-emphasis setting is implementation specific and depends on the platform or enclosure in which the Root Port or the Switch Downstream Port is located. System firmware or hardware strapping is used to configure the Selectable

De-emphasisvalue. In cases where system firmware cannot be used to set the de-emphasis value (for example, a hot plugged Switch), hardware strapping must be used to set the de-emphasis value.



5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.5.3.20**](7.5.3.20) **Link Status 2 Register (Offset 32h)**

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 | 14 12 | 11 10 | 9 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |

Current De-emphasis Level

Equalization 8.0 GT/s Complete

Equalization 8.0 GT/s Phase 1 Successful Equalization 8.0 GT/s Phase 2 Successful Equalization 8.0 GT/s Phase 3 Successful Link Equalization Request 8.0 GT/s

Retimer Presence Detected

Two Retimers Presence Detected  Crosslink Resolution

RsvdZ

Downstream Component Presence DRS Message Received

Figure 7-40 Link Status 2 Register Table 7-35 Link Status 2 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Current De-emphasis Level**- When the Link is operating at 5.0 GT/s speed,this bit reflects the level of de-emphasis.  Encodings:  **1b** -3.5 dB **0b** -6 dB  The value in this bit is undefined when the Link is not operating at 5.0 GT/sspeed.  Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 0b.  For components that support speeds greater than 2.5 GT/s,Multi-Function Devicesassociated with an Upstream Port must report the same value in this field for all Functions of the Port. | RO |
| 1 | **Equalization 8.0 GT/s Complete** - When set to 1b, this bit indicates that the Transmitter Equalization procedure at the 8.0 GT/s data rate has completed. Details of the Transmitter Equalization process  and when this bit needs to be set to 1b is provided in Section 4.2.6.4.2 . The default value of this bit is 0b.  For Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other  Functions. Components that only support speeds below 8.0 GT/s are permitted to hardwire this bit to 0b. | ROS |
| 2 | **Equalization 8.0 GT/s Phase 1 Successful**- When set to 1b, this bit indicates that Phase 1 of the  8.0 GT/s Transmitter Equalization procedure has successfully completed. Details of the Transmitter Equalization process and when this bit needs to be set to 1b is provided in Section 4.2.6.4.2 . | ROS |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | The default value of this bit is 0b.  For Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other  Functions. Components that only support speeds below 8.0 GT/s are permitted to hardwire this bit to 0b. |  |
| 3 | **Equalization 8.0 GT/s Phase 2 Successful**- When set to 1b, this bit indicates that Phase 2 of the  8.0 GT/s Transmitter Equalization procedure has successfully completed. Details of the Transmitter Equalization process and when this bit needs to be set to 1b is provided in Section 4.2.6.4.2 .  The default value of this bit is 0b.  For Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other  Functions. Components that only support speeds below 8.0 GT/s are permitted to hardwire this bit to 0b. | ROS |
| 4 | **Equalization 8.0 GT/s Phase 3 Successful**- When set to 1b, this bit indicates that Phase 3 of the  8.0 GT/s Transmitter Equalization procedure has successfully completed. Details of the Transmitter Equalization process and when this bit needs to be set to 1b is provided in Section 4.2.6.4.2 .  The default value of this bit is 0b.  For Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other  Functions. Components that only support speeds below 8.0 GT/s are permitted to hardwire this bit to 0b. | ROS |
| 5 | **Link Equalization Request 8.0 GT/s** - This bit is Set by hardware to request the 8.0 GT/s Link  equalization process to be performed on the Link. Refer toSection 4.2.3and Section 4.2.6.4.2for details.  The default value of this bit is 0b.  For Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other  Functions. Components that only support speeds below 8.0 GT/s are permitted to hardwire this bit to 0b. | RW1CS |
| 6 | **Retimer Presence Detected**- When set to 1b, this bit indicates that a Retimer was present during the most recent Link negotiation. Refer toSection 4.2.6.3.5.1for details.  The default value of this bit is 0b.  This bit is required for Ports that have the [Retimer Presence Detect Supported](#bookmark288) bit of the [Link](#bookmark66) [Capabilities 2 Register](#bookmark66)set to 1b.  Ports that have the [Retimer Presence Detect Supported](#bookmark288) bit set to 0b are permitted to hardwire this bit to 0b.  ForMulti-Function Devicesassociated with an Upstream Port, this bit must be implemented in Function 0 and is RsvdZin all other Functions. | ROS/RsvdZ |
| 7 | **Two Retimers Presence Detected**- When set to 1b, this bit indicates that two Retimers were present during the most recent Link negotiation. Refer toSection 4.2.6.3.5.1for details.  The default value of this bit is 0b.  This bit is required for Ports that have the [Two Retimers Presence Detect Supported](#bookmark289) bit of the [Link](#bookmark66) [Capabilities 2 Register](#bookmark66)set to 1b.  Ports that have the [Two Retimers Presence Detect Supported](#bookmark289) bit set to 0b are permitted to hardwire this bit to 0b.  ForMulti-Function Devicesassociated with an Upstream Port, this bit must be implemented in Function 0 and RsvdZin all other Functions. | ROS/RsvdZ |



Page 769

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 9:8 | **Crosslink Resolution** - This field indicates the state of the Crosslink negotiation. It must be  implemented if[Crosslink Supported](#bookmark285)is Set and the Port supports 16.0 GT/s or higher data rate. It is permitted to be implemented in all other Ports. If[Crosslink Supported](#bookmark285)is Clear, this field may be hardwired to 01b or 10b.  Encoding is:  **00b** [Crosslink Resolution](#bookmark300)is not supported. No information is provided regarding the status of the Crosslink negotiation.  **01b** Crosslink negotiation resolved as an Upstream Port. **10b** Crosslink negotiation resolved as a Downstream Port. **11b** Crosslink negotiation is not completed.  Once a value of 01b or 10b is returned in this field, that value must continue to be returned while the Link is Up. | | RO |
| 14:12 | **Downstream Component Presence** - This field indicates the presence and DRS status for the Downstream Component, if any, connected to the Link; defined values are: | | RO/RsvdZ |
| **000b 001b**  **010b**  **011b 100b**  **101b**  **110b 111b** | **Link Down - Presence Not Determined**  **Link Down - Component Not Present** indicates the Downstream Port (DP) has determined that a Downstream Component is not present  **Link Down - Component Present** indicates the DP has determined that a Downstream Component is present, but the Data Link Layer is not active  Reserved  **Link Up - Component Present** indicates the DP has determined that a Downstream  Component is present, but no DRS Message has been received since the Data Link Layer became active  **Link Up - Component Present and DRS Received** indicates the DP has received a DRS Message since the Data Link Layer became active  Reserved Reserved |
| [Downstream Component Presence](#bookmark249)state must be determined by the logical “OR” of the Physical Layer in-band presence detect mechanism and, if present, any out-of-band presence detect  mechanism implemented for the Link. If no out-of-band presence detect mechanism is implemented,  then [Downstream Component Presence](#bookmark249)state must be determined solely by the Physical Layer in-band presence detect mechanism.  If the [In-Band PD Disable](#bookmark246) bit in the [Slot Control Register](#bookmark236)is Set, the Physical Layer in-band presence detect mechanism must always indicate that no component is present.  Component Presence, Link Up, and DRS Received states indicated by this field must reflect their  maskable states, which are controlled by the SFI PD State Mask,SFI DLL State Mask, or SFI DRS Mask bits in the SFI Control Register. See Section 7.9.23.3 .  This field must be implemented in any Downstream Port where the [DRS Supported](#bookmark290)bit is Set in the [Link Capabilities 2 Register.](#bookmark157)  This field is RsvdZfor all other Functions. Default value of this field is 000b. | |
| 15 | **DRS Message Received**- This bit must be Set whenever the Port receives a DRS Message. This bit must be Cleared in DL\_Down.  This bit must be implemented in any Downstream Port where the [DRS Supported](#bookmark290)bit is Set in the [Link](#bookmark157) [Capabilities 2 Register.](#bookmark157) | | RW1C/RsvdZ |



Page 770

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | This bit is RsvdZfor all other Functions. Default value of this bit is 0b. |  |

[**7.5.3.21**](7.5.3.21) **Slot Capabilities 2 Register (Offset 34h)**

 0 

31

1

|  |
| --- |
| RsvdP |

In-Band PD Disable Supported

Figure 7-41 Slot Capabilities 2 Register Table 7-36 Slot Capabilities 2 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **In-Band PD Disable Supported**- When Set, this bit indicates that this slot supports disabling the  reporting of the in-band presence detect state, as controlled by the [In-Band PD Disable](#bookmark246) bit in the [Slot](#bookmark236) [Control Register.](#bookmark236) If the slot does not support an out-of-band presence detect mechanism, this bit must be Clear. | HwInit |

[**7.5.3.22**](7.5.3.22) **Slot Control 2 Register (Offset 38h)**

This section is a placeholder. There are no capabilities that require this register. This register must be treated by software as RsvdP.

[**7.5.3.23**](7.5.3.23) **Slot Status 2 Register (Offset 3Ah)**

This section is a placeholder. There are no capabilities that require this register. This register must be treated by software as RsvdZ.

**7.6 PCI Express Extended Capabilities**

PCI Express Extended Capability registers are located in Configuration Space at offsets 256 or greater as shown in [Figure](#bookmark301) [7-42](#bookmark302)or in the Root Complex Register Block (RCRB). These registers when located in the Configuration Space are

accessible using only the PCI Express Enhanced Configuration Access Mechanism (ECAM).

PCI Express Extended Capability structures are allocated using a linked list of optional or required PCI Express Extended Capabilities following a format resembling PCI Capability structures. The first DWORD of the Capability structure

identifies the Capability and version and points to the next Capability as shown in [Figure 7-42 .](#bookmark303) Each Capability structure must be DWORD aligned.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

PCI Express Extended Configuration Space

PCI Configuration Space

|  |
| --- |
|  |
|  |
|  |
|  |
|  |

FFFh

FFh

0

PCI Express Extended Capability

|  |  |
| --- | --- |
| PCI Express Capability ID | 15:0 Capability ID |
| 19:16 Capability Version Number |
| 31:20 Next Capability Offset (0h based) |
| Capability Data |  |
|  | Length implied by CAP ID/Version Number |

PCI Express Extended Capabilities start at base of extended configuration region

OM14302A

Figure 7-42 PCI Express Extended Configuration Space Layout

**7.6.1 Extended Capabilities in Configuration Space**

Extended Capabilities in Configuration Space always begin at offset 100h with a PCI Express Extended Capability header [(Section 7.6.3 ). Absence of any Ext](#bookmark304)ended Capabilities is required to be indicated by an Extended Capability header with a Capability ID of 0000h, a Capability Version of 0h, and a Next Capability Offset of 000h.

**7.6.2 Extended Capabilities in the Root Complex Register Block**

Extended Capabilities in a Root Complex Register Block always begin at offset 000h with a PCI Express Extended Capability header ([Section 7.6.3](#bookmark305)). Absence of any Extended Capabilities is required to be indicated by an Extended Capability header with a Capability ID of FFFFh and a Next Capability Offset of 000h.

**7.6.3 PCI Express Extended Capability Header**

All PCI Express Extended Capabilities must begin with a [PCI Express Extended Capability Header.Figure 7-43 det](#bookmark305)ails the allocation of register fields of a [PCI Express Extended Capability Header;](#bookmark305)[Table 7-37 pro](#bookmark306)vides the respective bit

definitions.

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-43 PCI Express Extended Capability Header

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-37 PCI Express Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  A version of the specification that changes the Extended Capability in a way that is not otherwise  identifiable (e.g., through a new Capability field) is permitted to increment this field. All such changes to the Capability structure must be software-compatible. Software must check for Capability Version  numbers that are greater than or equal to the highest number defined when the software is written, as Functions reporting any such Capability Version numbers will contain a Capability structure that is  compatible with that piece of software. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh.  The bottom 2 bits of this offset are Reserved and must be implemented as 00b although software must mask them to allow for future uses of these bits. | RO |

**7.7 PCI and PCIe Capabilities Required by the Base Spec in Some Situations**

The following capabilities are required by this specification for some Functions. For example, Functions that support specific data rates, functions that generate interrupts, etc.

**7.7.1 MSI Capability Structures**

All PCI Express device Functions that are capable of generating interrupts must implement MSI or MSI-X or both.

The MSI Capability structure is described in this section. The MSI-X Capability structure is described in [Section 7.7.2 .](#bookmark308)

The MSI Capability structure is illustrated in [Figure 7-44](#bookmark309)and [Figure 7-45 .](#bookmark310) Each device Function that supports MSI (in a Multi-Function Device) must implement its own MSI Capability structure. More than one MSI Capability structure per Function is prohibited, but a Function is permitted to have both an MSI and an MSI-X Capability structure.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| Message Control | | Next Capability Pointer | Capability ID |
| Message Address | | | |
| Extended Message Data (if implemented) | | Message Data | |

Figure 7-44 MSI Capability Structure for 32-bit Message Address

Byte Offset

+000h +004h +008h +00Ch

Byte Offset

+000h +004h +008h

|  |  |  |  |
| --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| Message Control | | Next Capability Pointer | Capability ID |
| Message Address | | | |
| Message Upper Address | | | |
| Extended Message Data (if implemented) | | Message Data | |

Figure 7-45 MSI Capability Structure for 64-bit Message Address

Byte Offset +000h

+004h +008h +00Ch +010h

|  |  |  |  |
| --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| Message Control | | Next Capability Pointer | Capability ID |
| Message Address | | | |
| Extended Message Data (or RsvdP) | | Message Data | |
| Mask Bits | | | |
| Pending Bits | | | |

Figure 7-46 MSI Capability Structure for 32-bit Message Address and PVM

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| Message Control | | Next Capability Pointer | Capability ID |
| Message Address | | | |
| Message Upper Address | | | |
| Extended Message Data (or RsvdP) | | Message Data | |
| Mask Bits | | | |
| Pending Bits | | | |

Figure 7-47 MSI Capability Structure for 64-bit Message Address and PVM

To request service, an MSI Function writes the contents of the[Message Data Register for MSI,](#bookmark312) and if enabled, the

[Extended Message Data Register for MSI,](#bookmark313) to the address specified by the contents of the[Message Address Register for MSI](#bookmark314) (and, optionally, when 64-bit message addresses are used, the[Message Upper Address Register for MSI)](#bookmark315). A read of the

address specified by the contents of the Message Address register produces undefined results.

A Function supporting MSI implements one of four MSI Capability structure layouts illustrated in [Figure 7-44 t](#bookmark309)o [Figure](#bookmark311) [7-47](#bookmark311), depending upon which optional features are supported. A Legacy Endpoint that implements MSI is required to support either the 32-bit or 64-bit Message Address version of the MSI Capability structure. A PCI Express Endpoint that implements MSI is required to support the 64-bit Message Address version of the MSI Capability structure. The[Message](#bookmark316) [Control Register for MSI](#bookmark317)indicates the Function’s capabilities and provides system software control over MSI.

Each field is further described in the following sections.

[**7.7.1.1**](7.7.1.1) **MSI Capability Header (Offset 00h)**

The MSI Capability Header enumerates the MSI Capability structure in the PCI Configuration Space Capability list.[Figure](#bookmark318) [7-48](#bookmark319)details allocation of register fields in the MSI Capability Header;[Table 7-38](#bookmark320)provides the respective bit definitions.

 15 8  7 0 

 Capability ID



Next Capability Pointer

Byte Offset +000h

+004h +008h +00Ch +010h +014h

Figure 7-48 MSI Capability Header

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-38 MSI Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Capability ID** - Indicates the MSI Capability structure. This field must return a Capability ID of 05h indicating that this is an MSI Capability structure. | RO |
| 15:8 | **Next Capability Pointer** - This field contains the offset to the next PCI Capability structure or 00h if no other items exist in the linked list of Capabilities. | RO |

[**7.7.1.2**](7.7.1.2) **Message Control Register for MSI (Offset 02h)**

This register provides system software control over MSI. By default, MSI is disabled. If MSI and MSI-X are both disabled, the Function requests servicing using INTx interrupts (if supported). System software can enable MSI by Setting bit 0 of this register. System software is permitted to modify the[Message Control Register for MSI’](#bookmark321)s read-write bits and fields. A device driver is not permitted to modify the[Message Control Register for MSI’](#bookmark321)s read-write bits and fields.

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 11 | 10 | 9 | 8 | 7 | 6 | 4 | 3 1 | 0 |
| RsvdP |  |  |  |  |  | |  |  |

 MSI Enable

 Multiple Message Capable  Multiple Message Enable

64-bit Address Capable

 Per-Vector Masking Capable

 Extended Message Data Capable  Extended Message Data Enable

Figure 7-49 Message Control Register for MSI Table 7-39 Message Control Register for MSI

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 0 | **MSI Enable** - If Set and the[MSI-X Enable](#bookmark323) bit in the [Message Control Register for MSI-X](#bookmark324) (see Section 7.9.2)  is Clear, the Function is permitted to use MSI to request service and is prohibited from using INTx  interrupts. System configuration software Sets this bit to enable MSI. A device driver is prohibited from writing this bit to mask a Function’s service request. Refer toSection 7.5.1.1for control of INTx  interrupts.  If Clear, the Function is prohibited from using MSI to request service. Default value of this bit is 0b. | | RW |
| 3:1 | **Multiple Message Capable** - System software reads this field to determine the number of requested  vectors. The number of requested vectors must be aligned to a power of two (if a Function requires three vectors, it requests four by initializing this field to 010b). The encoding is defined as: | | RO |
| **000b 001b** | 1 vector requested  2 vectors requested |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | **010b 011b 100b 101b 110b 111b** | 4 vectors requested  8 vectors requested  16 vectors requested  32 vectors requested Reserved  Reserved |  |
| 6:4 | **Multiple Message Enable** -software writes to this field to indicate the number of allocated vectors  (equal to or less than the number of requested vectors). The number of allocated vectors is aligned to a power of two. If a Function requests four vectors (indicated by a [Multiple Message Capable](#bookmark325)encoding of 010b), system software can allocate either four, two, or one vector by writing a 010b, 001b, or 000b to this field, respectively. When [MSI Enable](#bookmark322) is Set, a Function will be allocated at least 1 vector. The  encoding is defined as: | | RW |
| **000b 001b 010b 011b 100b 101b 110b 111b** | 1 vector allocated  2 vectors allocated  4 vectors allocated  8 vectors allocated  16 vectors allocated  32 vectors allocated Reserved  Reserved |
| Default value of this field is 000b. | |
| 7 | **64-bit Address Capable** - If Set, the Function is capable of sending a 64-bit Message Address. If Clear, the Function is not capable of sending a 64-bit Message Address. This bit must be Set if the Function is a PCI Express Endpoint. | | RO |
| 8 | **Per-Vector Masking Capable** - If Set, the Function supports MSI Per-Vector Masking. If Clear, the  Function does not support MSI Per-Vector Masking. This bit must be Set if the Function is a PF or VF within an SR-IOV Device. | | RO |
| 9 | **Extended Message Data Capable** - If Set, the Function is capable of providing [Extended Message Data.](#bookmark330) If Clear, the Function does not support providing [Extended Message Data.](#bookmark331) | | RO |
| 10 | **Extended Message Data Enable** - If Set, the Function is enabled to provide [Extended Message Data.](#bookmark333)  If Clear, the Function is not enabled to provide [Extended Message Data.](#bookmark334) Default value of this bit is 0b.  This bit must be read-write if the [Extended Message Data Capable](#bookmark329) bit is 1b; otherwise it must be hardwired to 0b. | | RW/RO |



Page 777

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.1.3**](7.7.1.3) **Message Address Register for MSI (Offset 04h)**

|  |  |
| --- | --- |
| 31 2 | 1 0 |
| Message Address |  |

 Reserved

Figure 7-50 Message Address Register for MSI Table 7-40 Message Address Register for MSI

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 1:0 | **Reserved**- Always returns 0 on read. Write operations have no effect. | RsvdP |
| 31:2 | **Message Address** - System-specified message address.  If the [MSI Enable](#bookmark322) bit is Set, the contents of this register specify the DWORD-aligned address (Address[31:02]) for the MSI transaction. Address[1:0] are set to 00b.  Default value of this field is undefined. | RW |

[**7.7.1.4**](7.7.1.4) **Message Upper Address Register for MSI (Offset 08h)**

31 0 

Message Upper Address

Figure 7-51 Message Upper Address Register for MSI Table 7-41 Message Upper Address Register for MSI

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **Message Upper Address** - System-specified message upper address.  This register is implemented only if the Function supports a 64-bit message address ([64-bit Address](#bookmark327) [Capable](#bookmark327)is Set). This register is required for PCI Express Endpoints and is optional for other Function types.  If the [MSI Enable](#bookmark322) bit is Set, the contents of this register (if non-zero) specify the upper 32-bits of a 64-bit message address (Address[63:32]). If the contents of this register are zero, the Function uses the 32 bit address specified by the Message Address register.  Default value of this field is undefined. | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.1.5**](7.7.1.5) **Message Data Register for MSI (Offset 08h or 0Ch)**

|  |
| --- |
| 15 0 |
| Message |

Figure 7-52 Message Data Register for MSI Table 7-42 Message Data Register for MSI

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **Message Data** - System-specified message data.  If the [MSI Enable](#bookmark322) bit is Set, the Functionsends a DWORD Memory Write transaction using Message Data for the lower 16 bits. All 4 Byte Enables are Set.  The [Multiple Message Enable](#bookmark326)field defines the number of low order message data bits the Function is permitted to modify to generate its system software allocated vectors. For example, a [Multiple Message](#bookmark326) [Enable](#bookmark326)encoding of 010b indicates the Function has been allocated four vectors and is permitted to  modify message data bits 1 and 0 (a Function modifies the lower message data bits to generate the  allocated number of vectors). If the [Multiple Message Enable](#bookmark326)field is 000b, the Function is not permitted to modify the message data.  Default value of this field is undefined. | RW |

[**7.7.1.6**](7.7.1.6) **Extended Message Data Register for MSI (Optional)**

 15 0 

Extended Message Data

Figure 7-53 Extended Message Data Register for MSI Table 7-43 Extended Message Data Register for MSI

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **Extended Message Data** - System-specified message data.  This register is optional. For the MSI Capability structures without Per-vector Masking, it must be implemented if the [Extended Message Data Capable](#bookmark329) bit is Set; otherwise, it is outside the MSI  Capability structure and undefined. For the MSI Capability structures with Per-vector Masking, it must be implemented if the [Extended Message Data Capable](#bookmark329) bit is Set; otherwise, it is RsvdP.  If the [Extended Message Data Enable](#bookmark332) bit is Set, the DWORD Memory Write transaction uses [Extended Message Data](#bookmark330)for the upper 16 bits; otherwise, it uses 0000h for the upper 16 bits. Default value of this field is 0000h. | RW/undefined/ RsvdP |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.1.7**](7.7.1.7) **Mask Bits Register for MSI (Offset 0Ch or 10h**

This register is optional. It is present if[Per-Vector Masking Capable](#bookmark328) is Set (see[Section 7.7.1.2](#bookmark317)). The offset of this register within the capability depends on the value of the[64-bit Address Capable](#bookmark327) bit (see [Section 7.7.1.2)](#bookmark317).

The Mask Bits and Pending Bits registers enable software to disable or defer message sending on a per-vector basis.

MSI vectors are numbered 0 through N-1, where N is the number of vectors allocated by software. Each vector is associated with a correspondingly numbered bit in the Mask Bits and Pending Bits registers.

The [Multiple Message Capable](#bookmark325)field indicates how many vectors (with associated Mask and Pending bits) are implemented. All unimplemented Mask and Pending bits are Reserved.

31 0

Mask Bits

Figure 7-54 Mask Bits Register for MSI Table 7-44 Mask Bits Register for MSI

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **Mask Bits** - For each Mask bit that is Set, the Function is prohibited from sending the associated message.  Default is 0. | RW |

[**7.7.1.8**](7.7.1.8) **Pending Bits Register for MSI (Offset 10h or 14h)**

This register is optional. It is present if[Per-Vector Masking Capable](#bookmark328) is Set (see[Section 7.7.1.2)](#bookmark317).

The offset of this register within the capability depends on the value of the[64-bit Address Capable](#bookmark327) bit (see [Section](#bookmark317)

[7.7.1.2 )](#bookmark317)

See [Section 7.7.1.7f](#bookmark335)or additional requirements on this register.

31 0 

Pending Bits

Figure 7-55 Pending Bits Register for MSI

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-45 Pending Bits Register for MSI

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **Pending Bits** - For each Pending bit that is Set, the Function has a pending associated message. Default is 0. | RO |

**7.7.2 MSI-XCapability and Table Structure**

The [MSI-X Capability](#bookmark308)structure is illustrated in [Figure 7-56 .](#bookmark336) More than one[MSI-X Capability](#bookmark308)structure per Function is prohibited, but a Function is permitted to have both an [MSI Capability](#bookmark307)structure and an [MSI-X Capability](#bookmark308)structure.

In contrast to the[MSI Capability](#bookmark307)structure, which directly contains all of the control/status information for the Function's vectors, the[MSI-X Capability](#bookmark308)structure instead points to an **MSI-X Table** structure and an **MSI-XPBA** structure (Pending Bit Array structure), each residing in Memory Space (see[Figure 7-57](#bookmark337)and [Figure 7-58)](#bookmark338).

Each structure is mapped by a Base Address Register (BAR) belonging to the Function, located beginning at 10h in

Configuration Space, or entry in theEnhanced Allocation capability. A BAR Indicator register (BIR) indicates which

BAR(or BEI when using Enhanced Allocation), and a QWORD-aligned Offset indicates where the structure begins relative to the base address associated with the BAR. The BAR is permitted to be either 32-bit or 64-bit, but must map Memory Space. A Function is permitted to map both structures with the same BAR, or to map each structure with a different BAR.

The [MSI-X Table](#bookmark308)structure, illustrated in [Figure 7-57](#bookmark339), typically contains multiple entries, each consisting of several fields: Message Address, Message Upper Address, Message Data, and Vector Control. Each entry is capable of specifying a

unique vector.

The Pending Bit Array (PBA) structure, illustrated in [Figure 7-58 ,](#bookmark340) contains the Function’s Pending Bits, one per Table entry, organized as a packed array of bits within QWORDs. The last QWORD will not necessarily be fully populated.

Byte Offset

+000h +004h +008h

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | | 2 | 1 | 0 |
| Message Control | | | | | | | | | | | | | | | | Next Capability Pointer | | | | | | | | Capability ID | | | | | | | | |
| Table Offset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Table BIR | | | |
| PBA Offset | | | | | | | | | | | | | | | | | | | | | | | | | | | | | PBA BIR | | | |

Figure 7-56 [MSI-X Capability](#bookmark308)Structure

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| Entry 0: Message Address | | | | |
|  | | Entry 0: Message Upper Address | | |
| Entry 0: Message Data | | | | |
| Entry 0: Vector Control | | | | |
| Entry 1: Message Address | | | | |
|  | | Entry 1: Message Upper Address | | |
| Entry 1: Message Data | | | | |
| Entry 1: Vector Control | | | | |
| Entry 2: Message Address | | | | |
|  | | Entry 2: Message Upper Address | | |
| Entry 2: Message Data | | | | |
| Entry 2: Vector Control | | | | |
| ... | | | | |

Figure 7-57 [MSI-X Table](#bookmark308)Structure

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
|  | | Pending Bits 0 through 63 | |  | |
| Pending Bits 64 through 127 | | | | | |
| ... | | | | | |

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch +030h

Byte Offset +000h

+004h +008h

Figure 7-58 [MSI-X PBA](#bookmark308)Structure

To request service using a given [MSI-X Table](#bookmark308)entry, a Function performs a DWORD Memory Write transaction using the contents of the Message Data field entry for data, the contents of the Message Upper Address field for the upper 32 bits of address, and the contents of the Message Address field entry for the lower 32 bits of address. A memory read

transaction from the address targeted by the MSI-X message produces undefined results.

If a Base Address Registeror entry in theEnhanced Allocation capabilitythat maps address space for the [MSI-X Table](#bookmark308)or [MSI-X PBA](#bookmark308)also maps other usable address space that is not associated with MSI-X structures, locations (e.g., for CSRs) used in the other address space must not share any naturally aligned 4-KB address range with one where either MSI-X

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

structure resides. This allows system software where applicable to use different processor attributes for MSI-X structures and the other address space. (Some processor architectures do not support having different processor attributes

associated with the same naturally aligned 4-KB physical address range.) The [MSI-X Table](#bookmark308)and [MSI-X PBA](#bookmark308)are permitted to co-reside within a naturally aligned 4-KB address range, though they must not overlap with each other.

**IMPLEMENTATION NOTE**

Dedicated BARs and Address Range Isolation

To enable system software to map MSI-X structures onto different processor pages for improved access control, it is recommended that a Function dedicate separateBase Address Registersfor the [MSI-X Table](#bookmark308)and [MSI-X PBA,](#bookmark308) or else provide more than the minimum required isolation with address ranges.

If dedicated separateBase Address Registersis not feasible, it is recommended that a Function dedicate a single Base Address Registerfor the [MSI-X Table](#bookmark308)and [MSI-X PBA.](#bookmark308)

If a dedicated Base Address Registeris not feasible,it is recommended that a Function isolate the MSI-X structures from the non-MSI-X structures with aligned 8 KB ranges rather than the mandatory aligned 4 KB ranges.

For example, if aBase Address Register needs to map 2 KB for an [MSI-X Table](#bookmark308)containing 128 entries, 16 bytes for an [MSI-X PBA](#bookmark308)containing 128 bits, and 64 bytes for registers not related to MSI-X, the following is an acceptable

implementation. The Base Address Register requests 8 KB of total address space, maps the first 64 bytes for the non MSI-X registers, maps the[MSI-X Table](#bookmark308) beginning at an offset of 4 KB,and maps the[MSI-X PBA](#bookmark308) beginning at an offset of 6 KB.

A preferable implementation for a sharedBase Address Registeris for it to request 16 KB of total address space, map the first 64 bytes for the non MSI-X registers, map the[MSI-X Table](#bookmark308) beginning at an offset of 8 KB,and map the [MSI-X PBA](#bookmark308) beginning at an offset of 12 KB.





**IMPLEMENTATION NOTE**

MSI-X Memory Space Structures in Read/Write Memory

The [MSI-X Table](#bookmark308)and [MSI-X PBA](#bookmark308)structures are defined such that they can reside in general purpose read/write memory on a device, for ease of implementation and added flexibility. To achieve this, none of the contained fields are required to be read-only, and there are also restrictions on transaction alignment and sizes.

For all accesses to[MSI-X Table](#bookmark308)and [MSI-X PBA](#bookmark308)fields, software must use aligned full DWORD or aligned full QWORD transactions; otherwise, the result is undefined.

[MSI-X Table](#bookmark308)entries and Pending bits are each numbered 0 through N-1, where N-1 is indicated by the Table Size field in the [Message Control Register for MSI-X](#bookmark341). For a given arbitrary[MSI-X Table](#bookmark308)entry k, its starting address can be calculated with the formula:

entry starting address = Table base + k × 16

Equation 7-1 MSI-X Starting Address

For the associated Pending bit k, its address for QWORD access and bit number within that QWORD can be calculated with the formulas:

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

QWORD address = PBA base + (k div 64) × 8 QWORD bit# = k mod 64

Equation 7-2 MSI-XPBA QWORD Access

Software that chooses to read Pending bit K with DWORD accesses can use these formulas:

DWORD address = PBA base + (k div 32) × 4 DWORD bit# = k mod 32

Equation 7-3 MSI-XPBADWORD Access

Each field in the [MSI-X Capability,MSI-X Table,](#bookmark308) and [MSI-X PBA](#bookmark308)structures is further described in the following sections. Within the [MSI-X Capability](#bookmark308)structure, Reserved registers and bits always return 0 when read, and write operations have no effect. Within the [MSI-X Table](#bookmark308)and PBA structures, Reserved fields have special rules.

[**7.7.2.1**](7.7.2.1) **MSI-X Capability Header (Offset 00h)**

The [MSI-X Capability Header](#bookmark342)enumerates the[MSI-X Capability](#bookmark308)structure in the PCI Configuration Space Capability list. [Figure 7-56](#bookmark336)details allocation of register fields in the[MSI-X Capability Header;](#bookmark342)[Table 7-46 pro](#bookmark343)vides the respective bit definitions.

 15 8  7 0 

 Capability ID



Next Capability Pointer

Figure 7-59 MSI-X Capability Header

Table 7-46 MSI-X Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Capability ID** - Indicates the[MSI-X Capability](#bookmark308)structure. This field must return a Capability ID of 11h indicating that this is an [MSI-X Capability](#bookmark308)structure. | RO |
| 15:8 | **Next Capability Pointer** - This field contains the offset to the next PCI Capability structure or 00h if no other items exist in the linked list of Capabilities. | RO |

[**7.7.2.2**](7.7.2.2) **Message Control Register for MSI-X (Offset 02h)**

By default, MSI-X is disabled. If MSI and MSI-X are both disabled, the Function requests servicing via INTx interrupts (if supported). System software can enable MSI-X by Setting bit 15 of this register. System software is permitted to modify

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

the Message Control register’s read-write bits and fields. A device driver is not permitted to modify the Message Control register’s read-write bits and fields.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 15 | 14 | 13 11 | 10 | 0 |
|  |  |  | Table | Size |

 Reserved

 Function Mask

MSI-X Enable

Figure 7-60 Message Control Register for MSI-X Table 7-47 Message Control Register for MSI-X

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 10:0 | **Table Size** - System software reads this field to determine the MSI-X Table Size N, which is encoded as N-1. For example, a returned value of 000 0000 0011b indicates a table size of 4. | RO |
| 13:11 | **Reserved**- Always returns 0 on a read, and a write operation has no effect. | RsvdP |
| 14 | **Function Mask** - If Set, all of the vectors associated with the Function are masked, regardless of their per-vector Mask bit values.  If Clear, each vector’s Mask bit determines whether the vector is masked or not.  Setting or Clearing the MSI-X Function Mask bit has no effect on the value of the per-vector Mask bits. Default value of this bit is 0b. | RW |
| 15 | **MSI-X Enable** - If Set and the MSI Enable bit in the [Message Control Register for MSI](#bookmark321) (see [Section 7.7.1.2)](#bookmark321) is Clear, the Function is permitted to use MSI-X to request service and is prohibited from using INTx  interrupts (if implemented). System configuration software Sets this bit to enable MSI-X. A device driver is prohibited from writing this bit to mask a Function’s service request.  If Clear, the Function is prohibited from using MSI-X to request service. Default value of this bit is 0b. | RW |

[**7.7.2.3**](7.7.2.3) **Table Offset/Table BIR Register for MSI-X (Offset 04h)**

2 0

31 3

|  |  |
| --- | --- |
| Table Offset |  |

Table BIR

Figure 7-61 Table Offset/Table BIR Register for MSI-X

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-48 Table Offset/Table BIR Register for MSI-X

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 2:0 | **Table BIR** - Indicates which one of a Function’s Base Address Registers, located beginning at 10h in Configuration Space, or entry in theEnhanced Allocation capabilitywith a matching BAR Equivalent Indicator (BEI), is used to map the Function’s [MSI-X Table](#bookmark308)into Memory Space.  Defined encodings are:  **0** Base Address Register10h  **1** Base Address Register 14h  **2** Base Address Register18h  **3** Base Address Register1Ch  **4** Base Address Register20h  **5** Base Address Register24h  **6** Reserved  **7** Reserved  For a 64-bitBase Address Register, the [Table BIR](#bookmark344)indicates the lower DWORD. For Functions with Type 1 Configuration Space headers, BIR values 2 through 5 are also Reserved. | RO |
| 31:3 | **Table Offset** - Used as an offset from the address contained by one of the Function’s Base Address  Registersto point to the base of the [MSI-X Table](#bookmark308). The lower 3[Table BIR](#bookmark344) bits are masked off (set to zero) by software to form a 32-bit QWORD-aligned offset. | RO |

[**7.7.2.4**](7.7.2.4) **PBA Offset/PBA BIR Register for MSI-X (Offset 08h)**

|  |  |
| --- | --- |
| 31 3 | 2 0 |
| PBA Offset |  |

L-. PBA BIR

Figure 7-62 PBA Offset/PBA BIR Register for MSI-X Table 7-49 PBA Offset/PBA BIR Register for MSI-X

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 2:0 | **PBA BIR** - Indicates which one of a Function’s Base Address Registers, located beginning at 10h in  Configuration Space, or entry in theEnhanced Allocation capabilitywith a matching BEI, is used to map the Function’s [MSI-X PBA](#bookmark308)into Memory Space.  The [PBA BIR](#bookmark345)value definitions are identical to those for the [Table BIR.](#bookmark344) | RO |
| 31:3 | **PBA Offset** - Used as an offset from the address contained by one of the Function’s Base Address  Registersto point to the base of the [MSI-X PBA](#bookmark308). The lower 3[PBA BIR](#bookmark345) bits are masked off (set to zero) by software to form a 32-bit QWORD-aligned offset. | RO |



Page 786

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.2.5**](7.7.2.5) **Message Address Register for MSI-X Table Entries**

|  |  |
| --- | --- |
| 31 2 | 1 0 |
| Message Address |  |

 Reserved

Figure 7-63 Message Address Register for MSI-X Table Entries Table 7-50 Message Address Register for MSI-X Table Entries

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 1:0 | **Reserved**- For proper DWORD alignment, software must always write zeroes to these two bits; otherwise the result is undefined.  Default value of this field is 00b.  These bits are permitted to be read-only or read-write. | ROor RW |
| 31:2 | **Message Address** - System-specified message lower address.  For MSI-X messages, the contents of this field from an [MSI-X Table](#bookmark308)entry specifies the lower portion of the DWORD-aligned address for the Memory Write transaction.  Default value of this field is undefined. | RW |

[**7.7.2.6**](7.7.2.6) **Message Upper Address Register for MSI-X Table Entries**

31 0 

Message Upper Address

Figure 7-64 Message Upper Address Register for MSI-X Table Entries Table 7-51 Message Upper Address Register for MSI-X Table Entries

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **Message Upper Address** - System-specified message upper address bits.  If this field is zero, 32-bit address messages are used. If this field is non-zero, 64-bit address messages are used.  Default value of this field is undefined. | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.2.7**](7.7.2.7) **Message Data Register for MSI-X Table Entries**

31 0

Message Data

Figure 7-65 Message Data Register for MSI-X Table Entries Table 7-52 Message Data Register for MSI-X Table Entries

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **Message Data** - System-specified message data.  For MSI-X messages, the contents of this field from an [MSI-X Table](#bookmark308)entry specifies the 32-bit data payload of the DWORD Memory Write transaction. All 4 Byte Enables are Set.  In contrast to message data used for MSI messages, the low-order message data bits in MSI-X messages are not modified by the Function.  This field is read-write.  Default value of this field is undefined. | RW |

[**7.7.2.8**](7.7.2.8) **Vector Control Register for MSI-X Table Entries**

If a Function implements a TPH Requester Extended Capabilitystructure and an [MSI-X Capability](#bookmark308)structure, the Function can optionally use the [Vector Control Register for MSI-X Table Entries](#bookmark346)in each entry to store a Steering Tag. See Section 6.17 .

0

23 16

31 24

15 1

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  | ST Upper | ST Lower | Reserved |  |  |

Mask Bit

Figure 7-66 Vector Control Register for MSI-X Table Entries Table 7-53 Vector Control Register for MSI-X Table Entries

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Mask Bit** - When this bit is Set, the Function is prohibited from sending a message using this[MSI-X Table](#bookmark308) entry. However, any other [MSI-X Table](#bookmark308)entries programmed with the same vector will still be capable of sending an equivalent message unless they are also masked.  Default value of this bit is 1b (entry is masked) | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:1 | **Reserved**- By default, the value of these bits must be 0. However, for potential future use, software  must preserve the value of these Reserved bits when modifying the value of other Vector Control bits. If software modifies the value of these Reserved bits, the result is undefined.  These bits are permitted to be RsvdPor read-write. | RWor RsvdP |
| 23:16 | **ST Lower** - If the Function implements a TPH Requester Extended Capability structure, and the ST Table Location indicates a value of 10b, then this field contains the lower 8 bits of a Steering Tag and must be read-write.  Otherwise,this field is permitted to be read-write or RsvdP, and for potential future use, software must preserve the value of these Reserved bits when modifying the value of other Vector Control bits, or the result is undefined.  Default value of this field is 00h. | RW/RsvdP |
| 31:24 | **ST Upper** - If the Function implements a TPH Requester Extended Capabilitystructure, and the ST Table Location indicates a value of 10b, and the Extended TPH Requester Supported bit is Set, then this field contains the upper 8 bits of a Steering Tag and must be read-write.  Otherwise,this field is permitted to be read-write or RsvdP, and for potential future use, software must preserve the value of these Reserved bits when modifying the value of other Vector Control bits, or the result is undefined.  Default value of this field is 00h. | RW/RsvdP |

[**7.7.2.9**](7.7.2.9) **Pending Bits Register for MSI-XPBA Entries**

 63 0

Pending Bits

Figure 7-67 Pending Bits Register for MSI-XPBA Entries Table 7-54 Pending Bits Register for MSI-XPBA Entries

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 63:0 | **Pending Bits** - For each Pending Bit that is Set, the Function has a pending message for the associated [MSI-X Table](#bookmark308)entry.  Pending bits that have no associated [MSI-X Table](#bookmark308)entry are Reserved. By default, the value of Reserved Pending bits must be 0b.  Software should never write, and should only read Pending Bits. If software writes to Pending Bits, the result is undefined.  Default value of each Pending Bit is 0b.  These bits are permitted to be read-only or read-write. | ROor RW |

**7.7.3 Secondary PCI Express Extended Capability**

The Secondary PCI Express Extended Capability structure must be implemented in any Function or RCRBwhere any of the following are true:



Page 789

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• The [Supported Link Speeds Vector](#bookmark218)field indicates that the Link supports Link Speeds of 8.0 GT/s or higher (see [Section 7.5.3.18](#bookmark66)or Section 7.9.9.2).

• Any bit in the Lower SKP OS Generation Supported Speeds Vector field is Set (see[Section 7.5.3.18)](#bookmark66).

• When Lane based errors are reported in the Lane Error Status register (discussed inSection 4.2.6).

To support future additions to this capability, this capability is permitted in any Function or RCRBassociated with a Link. For a Multi-Function Deviceassociated with an Upstream Port, this capability is permitted only in Function 0 of the

Device.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

 31  30  29  28  27  26  25  24  23  22  21  20  19  18  17  16  15  14  13  12  11  10  9  8  7  6  5  4  3  2  1  0 

PCI Express Extended Capability Header Link Control 3 Register Lane Error Status Register

Lane (1) Equalization Control Register Entry Lane (0) Equalization Control Register Entry Lane (3) Equalization Control Register Entry Lane (2) Equalization Control Register Entry Lane (5) Equalization Control Register Entry Lane (4) Equalization Control Register Entry

Lane (7) Equalization Control Register Entry Lane (6) Equalization Control Register Entry

Lane (9) Equalization Control Register Entry Lane (8) Equalization Control Register Entry Lane (11) Equalization Control Register Entry Lane (10) Equalization Control Register Entry

Lane (13) Equalization Control Register Entry Lane (12) Equalization Control Register Entry Lane (15) Equalization Control Register Entry Lane (14) Equalization Control Register Entry Lane (17) Equalization Control Register Entry Lane (16) Equalization Control Register Entry Lane (19) Equalization Control Register Entry Lane (18) Equalization Control Register Entry Lane (21) Equalization Control Register Entry Lane (20) Equalization Control Register Entry Lane (23) Equalization Control Register Entry Lane (22) Equalization Control Register Entry Lane (25) Equalization Control Register Entry Lane (24) Equalization Control Register Entry

Lane (27) Equalization Control Register Entry Lane (26) Equalization Control Register Entry

Lane (29) Equalization Control Register Entry Lane (28) Equalization Control Register Entry

Lane (31) Equalization Control Register Entry Lane (30) Equalization Control Register Entry

Figure 7-68 [Secondary PCI Express Extended Capability](#bookmark347)Structure

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch +030h +034h +038h +03Ch +040h +044h +048h



Page 791

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.3.1**](7.7.3.1) **Secondary PCI Express Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

31 20

Next Capability Offset

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-69 Secondary PCI Express Extended Capability Header Table 7-55 Secondary PCI Express Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  PCI Express Extended Capability ID for the Secondary PCI Express Extended Capability is 0019h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities. | RO |

[**7.7.3.2**](7.7.3.2) **Link Control 3 Register (Offset 04h)**

8 2

0

9

16

31

1

15

|  |
| --- |
| RsvdP |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

Perform Equalization

Link Equalization Request Interrupt Enable Enable Lower SKP OS Generation Vector

Figure 7-70 Link Control 3 Register Table 7-56 Link Control 3 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Perform Equalization** - When this bit is 1band a 1b is written to the [Retrain Link](#bookmark177) bit with the [Target Link](#bookmark291) [Speed](#bookmark291)field set to 8.0 GT/s or higher, the Downstream Port must perform Link Equalization. Refer to  Section 4.2.3and Section 4.2.6.4.2for details.  This bit is RWfor Downstream Ports and for Upstream Ports when[Crosslink Supported](#bookmark285)is 1b (see [Section 7.5.3.18)](#bookmark211). This bit is not applicable and is RsvdPfor Upstream Ports when the [Crosslink](#bookmark285) [Supported](#bookmark285) bit is 0b.  The default value is 0b.  If the Port does not support 8.0 GT/s, this bit is permitted to be hardwired to 0b. | RW/RsvdP |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 1 | **Link Equalization Request Interrupt Enable** - When Set, this bit enables the generation of an interrupt to indicate that the [Link Equalization Request 8.0 GT/s](#bookmark299) bit, the Link Equalization Request 16.0 GT/s bit, or the Link Equalization Request 32.0 GT/s bit has been set.  This bit is RWfor Downstream Ports and for Upstream Ports when[Crosslink Supported](#bookmark285)is 1b (see [Section 7.5.3.18)](#bookmark66). This bit is not applicable and is RsvdPfor Upstream Ports when the [Crosslink](#bookmark285) [Supported](#bookmark285) bit is 0b.  The default value for this bit is 0b.  If the Port does not support 8.0 GT/s, this bit is permitted to be hardwired to 0b. | | RW/RsvdP |
| 9:15 | **Enable Lower SKP OS Generation Vector** - When the Link is in L0and the bit in this field corresponding to the Current Link Speedis Set, SKP Ordered Sets are scheduled at the rate defined for SRNS,  overriding the rate required based on the clock tolerance architecture. See Section 4.2.7for additional requirements.  Bit definitions within this field are: | | RW/RsvdP |
| **Bit 0**  **Bit 1**  **Bit 2**  **Bit 3**  **Bit 4**  **Bits 6:5** | 2.5 GT/s 5.0 GT/s 8.0 GT/s 16.0 GT/s 32.0 GT/s RsvdP |
| Each unreserved bit in this field must be RWif the corresponding bit in the [Lower SKP OS Generation](#bookmark287) [Supported Speeds Vector](#bookmark287)is Set, otherwise the bit must be RWor hardwired to 0.  Behavior is undefined if a bit is Set in this field and the corresponding bit in the [Lower SKP OS](#bookmark287) [Generation Supported Speeds Vector](#bookmark287)is not Set.  The default value of this field is 000 0000b. | |

[**7.7.3.3**](7.7.3.3) **Lane Error Status Register (Offset 08h)**

The [Lane Error Status Register](#bookmark348)consists of a 32-bit vector, where each bit indicates if the Lane with the corresponding

Lane number detected an error. This Lane number is the default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training.

31 0 

Lane Error Status Bits

Figure 7-71 Lane Error Status Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-57 Lane Error Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **Lane Error Status Bits** - Each bit indicates if the corresponding Lane detected a Lane-based error. A value of 1b indicates that a Lane based-error was detected on the corresponding Lane Number (see Section 4.2.2.3.3 ,Section 4.2.6 , andSection 4.2.7.2for details).  The default value of each bit is 0b.  For Ports that are narrower than 32 Lanes, the unused upper bits [31:[Maximum Link Width]](#bookmark165) areRsvdZ. For Ports that do not support 8.0 GT/s and do not set these bits based on 8b/10b errors (optional, see Section 4.2.6), this field is permitted to be hardwired to 0. | RW1CS |

[**7.7.3.4**](7.7.3.4) **Lane Equalization Control Register (Offset 0Ch)**

The [Lane Equalization Control Register](#bookmark286)consists of control fields required for per-Lane 8.0 GT/s equalization and the

number of entries in this register are sized by [Maximum Link Width](#bookmark165) (see [Section 7.5.3.6)](#bookmark152). Each entry contains the values for the Lane with the corresponding default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training.

If the Port does not support 8.0 GT/s, this register is permitted to be hardwired to 0.

15 0

0Ch

0Ch + 02h

|  |
| --- |
| Lane (0) Equalization Control Register Entry |
| Lane (1) Equalization Control Register Entry |



0Ch + (Maximum Link Width - 1)\*02h

|  |
| --- |
| Lane (Maximum Link Width - 1) Equalization Control Register Entry |

A-0799A

Figure 7-72 [Lane Equalization Control Register](#bookmark286)

15 14 12 11 8 7 6 4 3 0

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

 Downstream Port 8.0 GT/sTransmitter Preset  Downstream Port 8.0 GT/s Receiver Preset Hint

RsvdP

Upstream Port 8.0 GT/sTransmitter Preset  Upstream Port 8.0 GT/s Receiver Preset Hint

RsvdP

Figure 7-73 Lane Equalization Control Register Entry

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-58 **Lane Equalization Control Register Entry**

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 3:0 | **Downstream Port 8.0 GT/s Transmitter Preset** - Transmitter preset value used for 8.0 GT/s  equalization by this Port when the Port is operating as a Downstream Port. This field is ignored when the Port is operating as an Upstream Port. See Chapter 8for details. The field encodings are defined  in Section 4.2.3.2 .  For an Upstream Port if[Crosslink Supported](#bookmark285) is 0b, this field is RsvdP. Otherwise, this field is HwInit.  See [Section 7.5.3.18 .](#bookmark211)  The default value is 1111b. | HwInit/RsvdP  (see  description) |
| 6:4 | **Downstream Port 8.0 GT/s Receiver Preset Hint** - Receiver preset hint value that may be used as a suggested setting for 8.0 GT/s receiver equalization by this Port when the Port is operating as a  Downstream Port. This field is ignored when the Port is operating as an Upstream Port. See Chapter 8 for details. The field encodings are defined in Section 4.2.3.2 .  For an Upstream Port if[Crosslink Supported](#bookmark285) is 0b, this field is RsvdP. Otherwise, this field is HwInit.  See [Section 7.5.3.18 .](#bookmark211)  The default value is 111b. | HwInit/RsvdP  (see  description) |
| 11:8 | **Upstream Port 8.0 GT/s Transmitter Preset** - Field contains the Transmitter preset value sent or received during 8.0 GT/s Link Equalization. Field usage varies as follows:   |  |  |  |  | | --- | --- | --- | --- | |  | Operating Port Direction | [Crosslink Supported](#bookmark285) | Usage | | A | Downstream Port | Any | Field contains the value sent on the associated Lane during Link  Equalization.  Field is HwInit. | | B | Upstream Port | 0b | Field is intended for debug and  diagnostics. It contains the value captured from the associated Lane during Link Equalization.  Field is RO.  Note: When crosslinks are supported, case C (below) applies and this  captured information is not visible to software. Vendors are encouraged to provide an alternate mechanism to obtain this information. | | C | Upstream Port | 1b | Field is not used or affected by the current Link Equalization.  Field value will be used if a future  crosslink negotiationswitches the  Operating Port Direction so that case A (above) applies.  Field is HwInit. |   See Section 4.2.3and Chapter 8for details. The field encodings are defined in Section 4.2.3.2 . The default value is 1111b. | HwInit/RO  (see  description) |
| 14:12 | **Upstream Port 8.0 GT/s Receiver Preset Hint** - Field contains the Receiver preset hint value sent or received during 8.0 GT/s Link Equalization. Field usage varies as follows: | HwInit/RO  (see  description) |



Page 795

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Bit Location | Register Description | | | | Attributes |
|  |  | | | |  |
|  | Operating Port Direction | [Crosslink Supported](#bookmark285) | Usage |
| A | Downstream Port | Any | Field contains the value sent on the associated Lane during Link  Equalization.  Field is HwInit. |
| B | Upstream Port | 0b | Field is intended for debug and  diagnostics. It contains the value captured from the associated Lane during Link Equalization.  Field is RO.  Note: When crosslinks are supported, case C (below) applies and this  captured information is not visible to software. Vendors are encouraged to provide an alternate mechanism to obtain this information. |
| C | Upstream Port | 1b | Field is not used or affected by the current Link Equalization.  Field value will be used if a future  crosslink negotiationswitches the  Operating Port Direction so that case A (above) applies.  Field is HwInit. |
| See Section 4.2.3and Chapter 8for details. The field encodings are defined in Section 4.2.3.2 . The default value is 111b. | | | |

**7.7.4 Data Link Feature Extended Capability**

The [Data Link Feature Capability](#bookmark349)is an optional Extended Capability that is required for Downstream Ports that support one or more of the associated features. Since theScaled Flow Control Feature is required for Ports that support 16.0 GT/ s, this capability is required for Downstream Ports that support 16.0 GT/s (see Section 3.4.2). It is optional in other

Downstream Ports. It is optional in Functions associated with an Upstream Port. In Multi-Function Devicesassociated

with an Upstream Port, all instances of this capability must report identical information in all fields of this capability. It is not applicable in Functions that are not associated with a Port (e.g., RCiEPs, Root Complex Event Collectors). The Data Link Feature Extended Capability is shown in [Figure 7-74 .](#bookmark350)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | |
| Data Link Feature Capabilities Register | | | |
| Data Link Feature Status Register | | | |

Figure 7-74 [Data Link Feature Extended Capability](#bookmark349)

Byte Offset

+000h +004h +008h

[**7.7.4.1**](7.7.4.1) **Data Link Feature Extended Capability Header (Offset 00h)**

[Figure 7-75](#bookmark351)details allocation of register fields in the [Data Link Feature Extended Capability Header;](#bookmark351)[Table 7-59 pro](#bookmark352)vides the respective bit definitions.

|  |
| --- |
| 19 16 |
|  |

31 20

Next Capability Offset

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-75 Data Link Feature Extended Capability Header Table 7-59 Data Link Feature Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  Extended Capability ID for Data Link Feature is 0025h | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh.  The bottom 2 bits of this offset are Reserved and must be implemented as 00b although software must mask them to allow for future uses of these bits. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.4.2**](7.7.4.2) **Data Link Feature Capabilities Register (Offset 04h)**

[Figure 7-76](#bookmark353)details allocation of register fields in the Data Link Feature Capabilities register;[Table 7-60](#bookmark354)provides the respective bit definitions.

When this Port sends a Data Link Feature DLLP, the Feature Support field in Symbols 1, 2, and 3 of that DLLP contains bits [22:16], [15:8], and [7:0] of this register respectively (SeeFigure 3-12).

Data Link Feature Exchange Enable

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31 | 30 23 | 22 | 0 | |
|  | RsvdP | Local Data | Link Feature Supported |  |
|  | | | | |

Figure 7-76 Data Link Feature Capabilities Register Table 7-60 Data Link Feature Capabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 22:0 | **Local Data Link Feature Supported**- This field contains the Feature Supported value used when this  Port sends a Data Link Feature DLLP (see Figure 3-12). Defined features are:  **Bit 0 Local Scaled Flow Control Supported**- This bit indicates that this Port supports the Scaled Flow Control Feature (seeSection 3.4.2 ).  **Bits 22:1** RsvdP  Bits associated with features that this Port is capable of supporting areHwInit, defaulting to 1b.  Other bits in this field areRsvdP. | HwInit/RsvdP |
| 31 | **Data Link Feature Exchange Enable** - If Set, this bit indicates that this Port will enter theDL\_Feature negotiation state (seeSection 3.2.1). Default is 1b. | HwInit |

[**7.7.4.3**](7.7.4.3) **Data Link Feature Status Register (Offset 08h)**

[Figure 7-77](#bookmark356)details allocation of register fields in the[Data Link Feature Status Register;](#bookmark355)[Table 7-61 pro](#bookmark357)vides the respective bit definitions.

22 0

30 23

31

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  |  | RsvdZ | Remote Data Link Feature Supported |  |

Remote

Figure 7-77 Data Link Feature Status Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-61 Data Link Feature Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 22:0 | **Remote Data Link Feature Supported**- These bits indicate that the Remote Port supports the  corresponding Data Link Feature. These bits capture all information from the Feature Supported field of the Data Link Feature DLLPeven when this Port doesn't support the corresponding feature.  This field is Cleared on entry to stateDL\_Inactive (see Section 3.2.1). Features currently defined are:  **Bit 0 -** This bit indicates that the Remote Port supports the Scaled Flow Control Feature (see  **Remote** Section 3.4.2 ).  **low Bits 22:1** Undefined  **Supported** Default is 00 0000h | RO |
| 31 | **Remote Data Link Feature Supported Valid**- This bit indicates that the Port has received a Data Link Feature DLLPin stateDL\_Feature (see Section 3.2.1) and that the Remote Data Link Feature Supported field is meaningful. This bit is Cleared on entry to stateDL\_Inactive (see Section 3.2.1).  Default is 0b. | RO |

**7.7.5 Physical Layer 16.0 GT/sExtended Capability**

The [Physical Layer 16.0 GT/s Extended Capability](#bookmark358)structure must be implemented in:

• A Function associated with a Downstream Port where the [Supported Link Speeds Vector](#bookmark218)field indicates support for a Link speed of 16.0 GT/s.

• A Function of a single-Function Device associated with an Upstream Port where the [Supported Link Speeds](#bookmark218) [Vector](#bookmark218)field indicates support for a Link speed of 16.0 GT/s.

• Function 0 (and only Function 0) of a Multi-Function Deviceassociated with an Upstream Port where the [Supported Link Speeds Vector](#bookmark218)field indicates support for a Link speed of 16.0 GT/s.

This capability is permitted to be implemented in any of the Functions listed above even if the 16.0 GT/s Link speed is not supported. When the 16.0 GT/s Link speed is not supported, the behavior of registers other than the Capability Header is undefined.

[Figure 7-79](#bookmark359)details allocation of register fields in the[Physical Layer 16.0 GT/s Extended Capability](#bookmark358)structure.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 | 30 | 29 | 28 | | 27 | 26 | | 25 | 24 | 23 | 22 | 21 | | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | | 9 | 8 | 7 | 6 | 5 | | 4 | 3 | | 2 | 1 | 0 |
| PCI Express Extended Capability Header | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 16.0 GT/sCapabilities Register | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | 16.0 GT/s Control Register | | | | | | | | | | | |  | | | | | | | | | | | | |
| 16.0 GT/s Status Register | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|  | | | | | | | 16.0 GT/s Local Data Parity Mismatch Status Register | | | | | | | | | | | | | | | | | | | | | | | |  | | | | | | |
| 16.0 GT/s First Retimer Data Parity Mismatch Status Register | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|  | | | | 16.0 GT/s Second Retimer Data Parity Mismatch Status Register | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |  | | | |
| 16.0 GT/s Reserved | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 16.0 GT/s Eq Ctl: Lane 3 | | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 2 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 1 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 0 | | | | | | | | | |
| 16.0 GT/s Eq Ctl: Lane 7 | | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 6 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 5 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 4 | | | | | | | | | |
| 16.0 GT/s Eq Ctl: Lane 11 | | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 10 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 9 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 8 | | | | | | | | | |
| 16.0 GT/s Eq Ctl: Lane 15 | | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 14 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 13 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 12 | | | | | | | | | |
| 16.0 GT/s Eq Ctl: Lane 19 | | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 18 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 17 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 16 | | | | | | | | | |
| 16.0 GT/s Eq Ctl: Lane 23 | | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 22 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 21 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 20 | | | | | | | | | |
| 16.0 GT/s Eq Ctl: Lane 27 | | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 26 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 25 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 24 | | | | | | | | | |
| 16.0 GT/s Eq Ctl: Lane 31 | | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 30 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 29 | | | | | | | | | 16.0 GT/s Eq Ctl: Lane 28 | | | | | | | | | |

Figure 7-78 [Physical Layer 16.0 GT/s Extended Capability](#bookmark358)

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch +030h +034h +038h +03Ch

[**7.7.5.1**](7.7.5.1) **Physical Layer 16.0 GT/s Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-79 Physical Layer 16.0 GT/s Extended Capability Header