5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-62 Physical Layer 16.0 GT/s Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  The Extended Capability ID for the Physical Layer 16.0 GT/sCapability is 0026h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.7.5.2**](7.7.5.2) **16.0 GT/sCapabilities Register (Offset 04h)**

|  |  |
| --- | --- |
| 31 | 0 |
| RsvdP | |

Figure 7-80 16.0 GT/sCapabilities Register Table 7-63 16.0 GT/sCapabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | RsvdP | RsvdP |

[**7.7.5.3**](7.7.5.3) **16.0 GT/s Control Register (Offset 08h)**

|  |  |
| --- | --- |
| 31 | 0 |
| RsvdP | |

Figure 7-81 16.0 GT/s Control Register Table 7-64 16.0 GT/s Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | RsvdP | RsvdP |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.5.4**](7.7.5.4) **16.0 GT/sStatus Register (Offset 0Ch)**

31 5 4 3 2 1 0

|  |
| --- |
| RsvdZ |

Equalization 16.0 GT/s Complete

Equalization 16.0 GT/s Phase 1 Successful Equalization 16.0 GT/s Phase 2 Successful Equalization 16.0 GT/s Phase 3 Successful Link Equalization Request 16.0 GT/s

Figure 7-82 16.0 GT/sStatus Register Table 7-65 16.0 GT/sStatus Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Equalization 16.0 GT/s Complete** - When Set, this bit indicates that the 16.0 GT/s Transmitter  Equalization procedure has completed. Details of the Transmitter Equalization process and when  this bit needs to be set to 1b is provided in Section 4.2.6.4.2 . The default value of this bit is 0b.  For a Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other Functions. | ROS/RsvdZ |
| 1 | **Equalization 16.0 GT/s Phase 1 Successful**- When set to 1b, this bit indicates that Phase 1 of the  16.0 GT/s Transmitter Equalization procedure has successfully completed. Details of the Transmitter Equalization process and when this bit needs to be set to 1b is provided in Section 4.2.6.4.2 .  The default value of this bit is 0b.  For a Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other Functions. | ROS/RsvdZ |
| 2 | **Equalization 16.0 GT/s Phase 2 Successful**- When set to 1b, this bit indicates that Phase 2 of the  16.0 GT/s Transmitter Equalization procedure has successfully completed. Details of the Transmitter Equalization process and when this bit needs to be set to 1b is provided in Section 4.2.6.4.2 .  The default value of this bit is 0b.  For a Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other Functions. | ROS/RsvdZ |
| 3 | **Equalization 16.0 GT/s Phase 3 Successful**- When set to 1b, this bit indicates that Phase 3 of the  16.0 GT/s Transmitter Equalization procedure has successfully completed. Details of the Transmitter Equalization process and when this bit needs to be set to 1b is provided in Section 4.2.6.4.2 .  The default value of this bit is 0b.  For a Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other Functions. | ROS/RsvdZ |
| 4 | **Link Equalization Request 16.0 GT/s** - This bit is Set by hardware to request the 16.0 GT/s Link equalization process to be performed on the Link. Refer toSection 4.2.3and Section 4.2.6.4.2for details.  The default value of this bit is 0b.  For a Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other Functions. | RW1CS/RsvdZ |



Page 802

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.5.5**](7.7.5.5) **16.0 GT/s Local Data Parity Mismatch Status Register (Offset 10h)**

The Local Data Parity Mismatch Status register is a 32-bit vector where each bit indicates if the local receiver detected a Data Parity mismatch on the Lane with the corresponding Lane number. This Lane number is the default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training.

This register collects parity errors for 16.0 GT/s and higher data rates. When tracking errors for a specific Link Speed, software should clear this register on speed changes.

31 0 

Local Data Parity Mismatch Status



Figure 7-83 16.0 GT/s Local Data Parity Mismatch Status Register Table 7-66 16.0 GT/s Local Data Parity Mismatch Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **Local Data Parity Mismatch Status** - Each bit indicates if the corresponding Lane detected a Data Parity mismatch. A value of 1b indicates that a mismatch was detected on the corresponding Lane Number. See Section 4.2.7.2for more information.  The default value of each bit is 0b.  For Ports that are narrower than 32 Lanes, the unused upper bits [31:Maximum Link Width] are RsvdZ. | RW1CS/RsvdZ |

[**7.7.5.6**](7.7.5.6) **16.0 GT/s First Retimer Data Parity Mismatch Status Register (Offset 14h)**

The First Retimer Data Parity Status register is a 32-bit vector where each bit indicates if the first Retimer of a Path (see Figure 4-36for more information) detected a Data Parity mismatch on the Lane with the corresponding Lane number. This Lane number is the default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training.

This register collects parity errors for 16.0 GT/s and higher data rates. When tracking errors for a specific Link Speed, software should clear this register on speed changes.

31 0 

First Retimer Data Parity Mismatch Status

Figure 7-84 16.0 GT/s First Retimer Data Parity Mismatch Status Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-67 16.0 GT/s First Retimer Data Parity Mismatch Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **First Retimer Data Parity Mismatch Status** - Each bit indicates if the corresponding Lane detected a Data Parity mismatch. A value of 1b indicates that a mismatch was detected on the corresponding Lane Number. See Section 4.2.7.2for more information.  The default value of each bit is 0b.  The value of this field is undefined when no Retimers are present.  For Ports that are narrower than 32 Lanes, the unused upper bits [31:Maximum Link Width] are RsvdZ. | RW1CS/RsvdZ |

[**7.7.5.7**](7.7.5.7) **16.0 GT/s Second Retimer Data Parity Mismatch Status Register (Offset 18h)**

The[16.0 GT/s Second Retimer Data Parity Mismatch Status Register](#bookmark3)is a 32-bit vector where each bit indicates if the

second Retimer of a Path (see Figure 4-36for more information) detected a Data Parity mismatch on the Lane with the corresponding Lane number. This Lane number is the default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training.

This register collects parity errors for 16.0 GT/s and higher data rates. When tracking errors for a specific Link Speed, software should clear this register on speed changes.

31 0 

Second Retimer Data Parity Mismatch Status

Figure 7-85 16.0 GT/s Second Retimer Data Parity Mismatch Status Register Table 7-68 16.0 GT/s Second Retimer Data Parity Mismatch Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **Second Retimer Data Parity Mismatch Status** - Each bit indicates if the corresponding Lane detected a Data Parity mismatch. A value of 1b indicates that a mismatch was detected on the corresponding Lane Number. See Section 4.2.7.2for more information.  The default value of each bit is 0b.  The value of this field is undefined when no Retimers are present or only one Retimer is present. For Ports that are narrower than 32 Lanes, the unused upper bits [31:Maximum Link Width] are RsvdZ. | RW1CS/RsvdZ |

[**7.7.5.8**](7.7.5.8) **Physical Layer 16.0 GT/s Reserved (Offset 1Ch)**

This register isRsvdP.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.5.9**](7.7.5.9) **16.0 GT/sLane Equalization Control Register (Offsets 20h to 3Ch)**

The Equalization Control register consists of control fields required for per-Lane 16.0 GT/s equalization. It contains

entries for at least the number of Lanes defined by the Maximum Link Width (see Section 7.5.3.6or Section 7.9.9.2),

must be implemented in whole DW granularity (e.g., if the Maximum Link Widthis x1, the register will still contain entries for 4 Lanes with the entries for Lanes 1, 2 and 3 being undefined), and it is permitted to contain up to 32 entries

regardless of the Maximum Link Width. The value of entries beyond the Maximum Link Widthis undefined.

Each entry contains the values for the Lane with the corresponding default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training.

3 0

7 4

|  |
| --- |
|  |

|  |
| --- |
|  |

Downstream Port 16.0 GT/sTransmitter Preset Upstream Port 16.0 GT/sTransmitter Preset

Figure 7-86 16.0 GT/sLane Equalization Control Register Entry Table 7-69 **16.0 GT/sLane Equalization Control Register Entry**

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 3:0 | **Downstream Port 16.0 GT/s Transmitter Preset** - Transmitter Preset used for 16.0 GT/s equalization by this Port when the Port is operating as a Downstream Port. This field is ignored when the Port is operating as an Upstream Port. See Chapter 8for details. The field encodings are defined in Section 4.2.3.2 .  For an Upstream Port ifCrosslink Supported is 0b, this field is RsvdP. Otherwise, this field is HwInit.  See Section 7.5.3.18 .  The default value is 1111b. | HwInit/RsvdP  (see  description) |
| 7:4 | **Upstream Port 16.0 GT/s Transmitter Preset** - Field contains the Transmit Preset value sent or received during 16.0 GT/s Link Equalization. Field usage varies as follows:   |  |  |  |  | | --- | --- | --- | --- | |  | Operating Port Direction | Crosslink Supported | Usage | | A | Downstream Port | Any | Field contains the value sent on the associated Lane during Link  Equalization.  Field is HwInit. | | B | Upstream Port | 0b | Field is intended for debug and  diagnostics. It contains the value captured from the associated Lane during Link Equalization.  Field is RO.  When crosslinks are supported, case C (below) applies and this captured information is not visible to software. | | HwInit/RO  (see  description) |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Bit Location | Register Description | | | | Attributes |
|  |  | | | |  |
|  | Operating Port Direction | Crosslink Supported | Usage |
|  |  |  | Vendors are encouraged to provide an alternate mechanism to obtain this information. |
| C | Upstream Port | 1b | Field is not used or affected by the current Link Equalization.  Field value will be used if a future  crosslink negotiationswitches the  Operating Port Direction so that case A (above) applies.  Field is HwInit. |
| See Section 4.2.3and Chapter 8for details. The field encodings are defined in Section 4.2.3.2 . The default value is 1111b. | | | |

**7.7.6 Physical Layer 32.0 GT/sExtended Capability**

The [Physical Layer 32.0 GT/s Extended Capability](#bookmark4)structure must be implemented in Ports where one or more of the following features are supported:

• The Supported Link Speeds Vectorfield indicates support for a Link speed of 32.0 GT/s.

• The Function supports sending and/or receiving Modified TS1/TS2 Ordered Sets. When implemented, this structure must be implemented in:

• A Function associated with a Downstream Port

• A Function of a single-Function Device associated with an Upstream Port

• Function 0 (and only Function 0) of a Multi-Function Deviceassociated with an Upstream Port

This capability is permitted to be implemented in any of the Functions listed above even if the 32.0 GT/s Link speed is not supported. When the 32.0 GT/s Link speed is not supported, the behavior of registers other than the Capability Header is undefined.

[Figure 7-87](#bookmark5)details allocation of register fields in the[Physical Layer 32.0 GT/s Extended Capability](#bookmark4)structure.

Note that parity errors for 32.0 GT/s are recorded in[16.0 GT/s Local Data Parity Mismatch Status Register,](#bookmark1)[16.0 GT/s First](#bookmark2) [Retimer Data Parity Mismatch Status Register,](#bookmark2) and[16.0 GT/s Second Retimer Data Parity Mismatch Status Register.](#bookmark3) When tracking errors for a specific Link Speed, software should clear those registers on speed changes.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | | 22 | 21 | | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | | 9 | 8 | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PCI Express Extended Capability Header | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 32.0 GT/sCapabilities Register | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | 32.0 GT/s Control Register | | | | | | | | | | | |  | | | | | | | | | | | |
| 32.0 GT/s Status Register | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|  | | | | | | | | | Received Modified TS Data 1 Register | | | | | | | | | | | | | | | | | |  | | | | | | | | |
|  | | | | | | | | | Received Modified TS Data 2 Register | | | | | | | | | | | | | | | | | |  | | | | | | | | |
| Transmitted Modified TS Data 1 Register | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Transmitted Modified TS Data 2 Register | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 32.0 GT/s Eq Ctl: Lane 3 | | | | | | | | 32.0 GT/s Eq Ctl: Lane 2 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 1 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 0 | | | | | | | |
| 32.0 GT/s Eq Ctl: Lane 7 | | | | | | | | 32.0 GT/s Eq Ctl: Lane 6 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 5 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 4 | | | | | | | |
| 32.0 GT/s Eq Ctl: Lane 11 | | | | | | | | 32.0 GT/s Eq Ctl: Lane 10 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 9 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 8 | | | | | | | |
| 32.0 GT/s Eq Ctl: Lane 15 | | | | | | | | 32.0 GT/s Eq Ctl: Lane 14 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 13 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 12 | | | | | | | |
| 32.0 GT/s Eq Ctl: Lane 19 | | | | | | | | 32.0 GT/s Eq Ctl: Lane 18 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 17 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 16 | | | | | | | |
| 32.0 GT/s Eq Ctl: Lane 23 | | | | | | | | 32.0 GT/s Eq Ctl: Lane 22 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 21 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 20 | | | | | | | |
| 32.0 GT/s Eq Ctl: Lane 27 | | | | | | | | 32.0 GT/s Eq Ctl: Lane 26 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 25 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 24 | | | | | | | |
| 32.0 GT/s Eq Ctl: Lane 31 | | | | | | | | 32.0 GT/s Eq Ctl: Lane 30 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 29 | | | | | | | | | | 32.0 GT/s Eq Ctl: Lane 28 | | | | | | | |

Figure 7-87 [Physical Layer 32.0 GT/s Extended Capability](#bookmark4)

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch +030h +034h +038h +03Ch

[**7.7.6.1**](7.7.6.1) **Physical Layer 32.0 GT/s Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-88 Physical Layer 32.0 GT/s Extended Capability Header

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-70 Physical Layer 32.0 GT/s Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  The Extended Capability ID for the Physical Layer 32.0 GT/sCapability is 002Ah. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.7.6.2**](7.7.6.2) **32.0 GT/sCapabilities Register (Offset 04h)**

31 16 15 11 10 9 8 7 2 1 0

|  |
| --- |
| RsvdP |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

Equalization bypass to highest rate Supported No Equalization Needed Supported

Modified TS Usage Mode 0 Supported - PCI Express

Modified TS Usage Mode 1 Supported - Training Set Message Modified TS Usage Mode 2 Supported - Alternate Protocol

Modified TS Reserved Usage Modes

Figure 7-89 32.0 GT/sCapabilities Register Table 7-71 32.0 GT/sCapabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Equalization bypass to highest rate Supported**- When Set, this Port supports controlling whether the Port negotiates to skip equalization for speeds other than the highest common supported speed. See Section Section 4.2.3for details.  Must be 1b for Ports that support 32.0 GT/s or higher data rates. | HwInit |
| 1 | **No Equalization Needed Supported**- When Set, this Port supports controlling whether or not Equalization is needed. | HwInit |
| 8 | **Modified TS Usage Mode 0 Supported- PCI Express** - This bit indicates that this Port supports PCI Express (Modified TS Usage000b). This bit must be 1b. | RO |
| 9 | **Modified TS Usage Mode 1 Supported- Training Set Message** - This bit indicates that this Port supports sending and recieving vendor specific Training Set Messages (Modified TS Usage001b). See Section  4.2.4.2 for details. | HwInit |
| 10 | **Modified TS Usage Mode 2 Supported-Alternate Protocol**- This bit indicates that this Port supports negotiating to use alternate protocols (Modified TS Usage010b). See Section 4.2.4.2for details. | HwInit |
| 15:11 | **Modified TS Reserved Usage Modes** - Reserved bits for future Usage Modes defined by the PCISIG. Must be 0 0000b. | RO |



Page 808

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.6.3**](7.7.6.3) **32.0 GT/s Control Register (Offset 08h)**

7 2

0

10 8

31

1

11

|  |
| --- |
| RsvdP |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

Equalization bypass to highest rate Disable No Equalization Needed Disable

Modified TS Usage ModeSelected

Figure 7-90 32.0 GT/s Control Register Table 7-72 32.0 GT/s Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Equalization bypass to highest rate Disable** - When Clear, this Port indicates during Link Training that is wishes to train to the highest common link data rate and skip equalization of intermediate data rates. See Section 4.2.3for details.  If[Equalization bypass to highest rate Supported](#bookmark6)is Set, this bit is RWSwith a default value of 0b.  If[Equalization bypass to highest rate Supported](#bookmark6)is Clear, this bit is permitted to be hardwired to 0b. | RWS/RO |
| 1 | **No Equalization Needed Disable** - When Clear, this Port is permitted to indicate that it does not require equalization. When Set, this Port must always indicate that it requires equalization. See Section 4.2.3for details.  If[No Equalization Needed Supported](#bookmark7)is Set, this bit is RWSwith a default value of 0b.  If[No Equalization Needed Supported](#bookmark7)is Clear, this bit is permitted to be hardwired to 0b. | RWS/RO |
| 10:8 | **Modified TS Usage ModeSelected**- Thie field indicates which Usage Mode will be used by this Downstream Port the next time the Link entersL0 LTSSM State. See Section 4.2.4.2for details. Behavior is undefined if this field indicates a Usage Mode that is not supported (i.e., associated Modified TS Usage Mode Supported bit is Clear).  Unused bits in this field are permitted to be hardwired to 0b. If the only supported usage mode is PCI Express, this field is permitted to he hardwired to 000b.  This field is present in Downstream Ports. In Upstream Ports, this field is RsvdP. Default is 000b. | RWS/RO/RsvdP |



Page 809

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.6.4**](7.7.6.4) **32.0 GT/sStatus Register (Offset 0Ch)**

0

2

3

7 6

8

9

10

1

4

5

|  |
| --- |
|  |

|  |
| --- |
| 31 11 |
| RsvdZ |

Equalization 32.0 GT/s Complete

Equalization 32.0 GT/s Phase 1 Successful

Equalization 32.0 GT/s Phase 2 Successful

Equalization 32.0 GT/s Phase 3 Successful

Link Equalization Request 32.0 GT/s

Modified TS Received

Received Enhanced Link Behavior Control

Transmitter Precoding On

Transmitter Precode Request

No Equalization Needed Received

Figure 7-91 32.0 GT/sStatus Register Table 7-73 32.0 GT/sStatus Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Equalization 32.0 GT/s Complete** - When Set, this bit indicates that the 32.0 GT/s Transmitter  Equalization procedure has completed. Details of the Transmitter Equalization process and when  this bit needs to be set to 1b is provided in Section 4.2.6.4.2 . The default value of this bit is 0b.  For a Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other Functions. | ROS/RsvdZ |
| 1 | **Equalization 32.0 GT/s Phase 1 Successful**- When set to 1b, this bit indicates that Phase 1 of the  32.0 GT/s Transmitter Equalization procedure has successfully completed. Details of the Transmitter Equalization process and when this bit needs to be set to 1b is provided in Section 4.2.6.4.2 .  The default value of this bit is 0b.  For a Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other Functions. | ROS/RsvdZ |
| 2 | **Equalization 32.0 GT/s Phase 2 Successful**- When set to 1b, this bit indicates that Phase 2 of the  32.0 GT/s Transmitter Equalization procedure has successfully completed. Details of the Transmitter Equalization process and when this bit needs to be set to 1b is provided in Section 4.2.6.4.2 .  The default value of this bit is 0b.  For a Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other Functions. | ROS/RsvdZ |
| 3 | **Equalization 32.0 GT/s Phase 3 Successful**- When set to 1b, this bit indicates that Phase 3 of the  32.0 GT/s Transmitter Equalization procedure has successfully completed. Details of the Transmitter Equalization process and when this bit needs to be set to 1b is provided in Section 4.2.6.4.2 .  The default value of this bit is 0b.  For a Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other Functions. | ROS/RsvdZ |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 4 | **Link Equalization Request 32.0 GT/s** - This bit is Set by hardware to request the 32.0 GT/s Link equalization process to be performed on the Link. Refer toSection 4.2.3and Section 4.2.6.4.2for details.  The default value of this bit is 0b.  For a Multi-Function Upstream Port, this bit must be implemented in Function 0 and RsvdZin other Functions. | RW1CS/RsvdZ |
| 5 | **Modified TS Received**- If Set,[Received Modified TS Data 1 Register](#bookmark12)and [Received Modified TS Data 2](#bookmark13) [Register](#bookmark14)contain meaningful data.  This bit is Cleared when the Link is Down. This bit is Set when the Modified TS1/TS2 Ordered Setis received (See Section 4.2.6.3.3). Default is 0b. | RO |
| 7:6 | **Received Enhanced Link Behavior Control**- This field contains the Enhanced Link Behavior Control bits from the most recent TS1 or TS2 received in thePollingor Configurationstates. See Section  4.2.4.1 ,Table 4-6 andTable 4-7 . This field is Cleared on DL\_Down. Default is 00b. | RO |
| 8 | **Transmitter Precoding On** - This field indicates whether the Receiver asked this transmitter to  enable Precoding. See Section 4.2.2.5 . This bit is cleared on DL\_Down. Default is 0b. | RO> |
| 9 | **Transmitter Precode Request** - When Set, this Port will request the transmitter to use Precoding by setting the Transmitter Precode Request bit in the TS1s/TS2s it transmits prior to entry to  Recovery.Speed (see Section 4.2.2.5). Default is Implementation Specific. | RO |
| 10 | **No Equalization Needed Received**- When Set, this Port either received a Modified TS1/TS2 with the No Equalization Needed bitSet or received a non-modified TS1/TS2 was recieved with the No  Equalization Neededencoding (also reported in the [Received Enhanced Link Behavior Control](#bookmark15)field). Default is 0b. | RO |

[**7.7.6.5**](7.7.6.5) **Received Modified TS Data 1 Register (Offset 10h)**

This register contains the values received in theModified TS1/TS2 Ordered Set (see Table 4-8).

If PCI Express (Usage Mode 0) is the only one supported by a Port, this register is permitted to be hardwired to 0000 0000h.

31 16  15 3 2 0 

Received Modified TS Vendor ID 



Received Modified TS Usage Mode Received Modified TS Information 1

Figure 7-92 Received Modified TS Data 1 Register



Page 811

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-74 Received Modified TS Data 1 Register

|  |  |  |
| --- | --- | --- |
| Bit  Location | Description | Attributes |
| 2:0 | **Received Modified TS Usage Mode** - If[Modified TS Received](#bookmark11)is Set, this field contains the Modified TS Usage field from the Modified TS1/TS2 Ordered Set (see Section 4.2.6.3.6). If[Modified TS Received](#bookmark11)is Clear, this  field contains 000b.  Unused bits in this field are permitted to he hardwired to 0b. If PCI Express (Usage Mode 0) is the only one supported, this field is permitted to be hardwired to 000b.  Default is 000b. | RO |
| 15:3 | **Received Modified TS Information 1** - If[Modified TS Received](#bookmark11)is Set, this field contains the Modified TS  Information 1field from the Modified TS1/TS2 Ordered Set (see Section 4.2.6.3.6). If[Modified TS Received](#bookmark11)is Clear, this field contains 0 0000 0000 0000b.  Bits 15:8 contain the value of Symbol 9. Bits 7:3 contain bits 7:3 of Symbol 8.  If PCI Express (Usage Mode 0) is the only one supported, this field is permitted to be hardwired to 0 0000 0000 0000b.  Default is 0 0000 0000 0000b. | RO |
| 31:16 | **Received Modified TS Vendor ID** - If[Modified TS Received](#bookmark11)is Set, this field contains the Training Set Message Vendor IDor Alternate Protocol Vendor IDfield from the Modified TS1/TS2 Ordered Set received (see Section 4.2.6.3.6 ). If[Modified TS Received](#bookmark11) is Clear, this field contains 0000h.  Bits 15:8 contain the value of Symbol 11. Bits 7:0 contain the value of Symbol 10.  If PCI Express (Usage Mode 0) is the only one supported, this field is permitted to be hardwired to 0000h. Default is 0000h. | RO |

[**7.7.6.6**](7.7.6.6) **Received Modified TS Data 2 Register (Offset 14h)**

This register contains the values received in Symbols 12 through 14 of the Modified TS1/TS2 (seeTable 4-8).

If[Modified TS Usage Mode 1 Supported - Training Set Message](#bookmark8)and [Modified TS Usage Mode 2 Supported - Alternate](#bookmark9) [Protocol](#bookmark9)are both Clear, this register is permitted to be hardwired to 0000 0000h.

23 0

25 24

31 26

|  |  |  |  |
| --- | --- | --- | --- |
| RsvdP |  | Received Modified TS Information 2 |  |

Alternate Protocol Negotiation Status

Figure 7-93 Received Modified TS Data 2 Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-75 Received Modified TS Data 2 Register

|  |  |  |
| --- | --- | --- |
| Bit  Location | Description | Attributes |
| 23:0 | **Received Modified TS Information 2** - If[Modified TS Received](#bookmark11)is Set, this field contains the Modified TS Information 2field from the receivedModified TS1/TS2 Ordered Set (Section 4.2.6.3.6 ). If[Modified TS](#bookmark11) [Received](#bookmark11) is Clear, this field contains 00 0000h.  Bits 23:16 contain the value of Symbol 14. Bits 16:8 contain the value of Symbol 13. Bits 7:0 contain the value of Symbol 12.  If PCI Express (Usage Mode 0) is the only one supported, this field is permitted to be hardwired to 00 0000h. Default is 00 0000h. | RO |
| 25:24 | **Alternate Protocol Negotiation Status** - Indicates the status of the Alternate Protocol Negotiation. Encodings are:  Alternate Protocol Negotiation not supported -[Modified TS Usage Mode 2 Supported -](#bookmark9) [Alternate Protocol](#bookmark9) is Clear.  **00b**  Alternate Protocol Negotiation disabled -[Modified TS Usage Mode 2 Supported - Alternate](#bookmark9)  **01b**  [Protocol](#bookmark9)is Set but[Modified TS Usage Mode Selected](#bookmark10)was not 2 during the appropriate LTSSM State.  Alternate Protocol Negotiation failed - Alternate Protocol Negotiation was attempted and did not locate a protocol that was supported on both ends of the Link.  **10b**  Alternate rotocol Negotiation succeeded - Alternate Protocol Negotiation located one or more protocols that were supported on both ends of the Link and the Downstream Port selected  **11b**  one of those protocols for use.  If Set, Alternate Protocol Negotiation completed succesfully. If Clear, Alternate Protocol Negotiation  negotiation has not completed succesfully. If[Modified TS Usage Mode 1 Supported - Training Set Message](#bookmark8) and [Modified TS Usage Mode 2 Supported - Alternate Protocol](#bookmark9)are both Clear, this register is permitted to be hardwired to 0000 0000h.  If[Modified TS Usage Mode 2 Supported - Alternate Protocol](#bookmark9)is Clear, this bit is hardwired to 0b. If[Modified TS Usage Mode Selected](#bookmark10)does not equal 2, this bit contains 0b.  This bit is Cleared on Detect LTSSM State. Default is 0b. | RO |

[**7.7.6.7**](7.7.6.7) **Transmitted Modified TS Data 1 Register (Offset 18h)**

This register contains the values transmitted in the Modified TS1/TS2 Ordered Set (see Table 4-8).

If PCI Express (Usage Mode 0) is the only one supported by a Port, this register is permitted to be hardwired to 0000 0000h.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

31 16  15 3 2 0 





Transmitted Modified TS Usage Mode  Transmitted Modified TS Information 1

Transmitted Modified TS Vendor ID

Figure 7-94 Transmitted Modified TS Data 1 Register Table 7-76 Transmitted Modified TS Data 1 Register

|  |  |  |
| --- | --- | --- |
| Bit  Location | Description | Attributes |
| 2:0 | **Transmitted Modified TS Usage Mode** - If[Modified TS Received](#bookmark11)is Set, this field contains the Modified TS  Usagefield from the Modified TS2 Ordered Settransmitted during the Configuration.Complete LTSSM State (see Section 4.2.6.3.6).  Unused bits in this field are permitted to he hardwired to 0b. If PCI Express (Usage Mode 0) is the only one supported, this field is permitted to be hardwired to 000b.  Default is 000b. | RO |
| 15:3 | **Transmitted Modified TS Information 1** - If[Modified TS Received](#bookmark11)is Set, this field contains the Modified TS Information 1field from Modified TS2 Ordered Settransmitted during the Configuration.Complete LTSSM State (seeSection 4.2.6.3.6).  Bits 15:8 contain the value of Symbol 9. Bits 7:3 contain bits 7:3 of Symbol 8.  If PCI Express (Usage Mode 0) is the only one supported, this field is permitted to be hardwired to 0 0000 0000 0000b.  Default is 0 0000 0000 0000b. | RO |
| 31:16 | **Transmitted Modified TS Vendor ID** - If[Modified TS Received](#bookmark11)is Set, this field contains the Training Set Message Vendor IDor Alternate Protocol Vendor IDfield from the Modified TS2 Ordered Settransmitted during the Configuration.Complete LTSSM State (seeSection 4.2.6.3.6).  Bits 15:8 contain the value of Symbol 11. Bits 7:0 contain the value of Symbol 10.  If PCI Express (Usage Mode 0) is the only one supported, this field is permitted to be hardwired to 0000h. Default is 0000h. | RO |

[**7.7.6.8**](7.7.6.8) **Transmitted Modified TS Data 2 Register (Offset 1Ch)**

This register contains the values received in Symbols 12 through 14 of the Modified TS1/TS2 (seeTable 4-8).

If[Modified TS Usage Mode 1 Supported - Training Set Message](#bookmark8)and [Modified TS Usage Mode 2 Supported - Alternate](#bookmark9) [Protocol](#bookmark9)are both Clear, this register is permitted to be hardwired to 0000 0000h.

23 0

25 24

31 26

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| RsvdP |  | Transmitted Modified TS Information 2 |  |

Alternate Protocol Negotiation Status

Figure 7-95 Transmitted Modified TS Data 2 Register Table 7-77 Transmitted Modified TS Data 2 Register

|  |  |  |
| --- | --- | --- |
| Bit  Location | Description | Attributes |
| 23:0 | **Transmitted Modified TS Information 2** - If[Modified TS Received](#bookmark11)is Set, this field contains the Modified TS Information 2field from the Modified TS2 Ordered Settransmitted during the Configuration.Complete  LTSSM State (seeSection 4.2.6.3.6).  Bits 23:16 contain the value of Symbol 14. Bits 16:8 contain the value of Symbol 13. Bits 7:0 contain the value of Symbol 12.  If PCI Express (Usage Mode 0) is the only one supported, this field is permitted to be hardwired to 00 0000h. Default is 00 0000h. | RO |
| 25:24 | **Alternate Protocol Negotiation Status** - Indicates the status of the Alternate Protocol Negotiation. Encodings are:  Alternate Protocol Negotiation not supported -[Modified TS Usage Mode 2 Supported -](#bookmark9) [Alternate Protocol](#bookmark9) is Clear.  **00b**  Alternate Protocol Negotiation disabled -[Modified TS Usage Mode 2 Supported - Alternate](#bookmark9)  **01b**  [Protocol](#bookmark9)is Set but[Modified TS Usage Mode Selected](#bookmark10)was not 2 during the appropriate LTSSM State.  Alternate Protocol Negotiation failed - Alternate Protocol Negotiation was attempted and did not locate a protocol that was supported on both ends of the Link.  **10b**  Alternate rotocol Negotiation succeeded - Alternate Protocol Negotiation located one or more protocols that were supported on both ends of the Link and the Downstream Port selected  **11b**  one of those protocols for use.  If Set, Alternate Protocol Negotiation completed succesfully. If Clear, Alternate Protocol Negotiation  negotiation has not completed succesfully. If[Modified TS Usage Mode 1 Supported - Training Set Message](#bookmark8) and [Modified TS Usage Mode 2 Supported - Alternate Protocol](#bookmark9)are both Clear, this register is permitted to be hardwired to 0000 0000h.  If[Modified TS Usage Mode 2 Supported - Alternate Protocol](#bookmark9)is Clear, this bit is hardwired to 0b. If[Modified TS Usage Mode Selected](#bookmark10)does not equal 2, this bit contains 0b.  This bit is Cleared on Detect LTSSM State. Default is 0b. | RO |

[**7.7.6.9**](7.7.6.9) **32.0 GT/sLane Equalization Control Register (Offset 20h)**

The 32.0 GT/s Equalization Control register consists of control fields required for per-Lane 32.0 GT/s equalization. It

contains entries for at least the number of Lanes defined by the Maximum Link Width (see Section 7.5.3.6or Section 7.9.9.2), must be implemented in whole DW DW granularity (e.g., if the Maximum Link Widthis x1, the register will still

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

contain entries for 4 Lanes with the entries for Lanes 1, 2 and 3 being undefined), and it is permitted to contain up to 32 entries regardless of the Maximum Link Width. The value of entries beyond the Maximum Link Widthis undefined.

Each entry contains the values for the Lane with the corresponding default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training.

3 0

7 4

|  |
| --- |
|  |

|  |
| --- |
|  |

Downstream Port 32.0 GT/sTransmitter Preset Upstream Port 32.0 GT/sTransmitter Preset

Figure 7-96 32.0 GT/sLane Equalization Control Register Entry Table 7-78 **32.0 GT/sLane Equalization Control Register Entry**

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 3:0 | **Downstream Port 32.0 GT/s Transmitter Preset** - Transmitter Preset used for 32.0 GT/s equalization by this Port when the Port is operating as a Downstream Port. This field is ignored when the Port is operating as an Upstream Port. See Chapter 8for details. The field encodings are defined in Section 4.2.3.2 .  For an Upstream Port ifCrosslink Supported is 0b, this field is RsvdP. Otherwise, this field is HwInit.  See Section 7.5.3.18 .  The default value is 1111b. | HwInit/RsvdP  (see  description) |
| 7:4 | **Upstream Port 32.0 GT/s Transmitter Preset** - Field contains the Transmit Preset value sent or received during 32.0 GT/s Link Equalization. Field usage varies as follows:   |  |  |  |  | | --- | --- | --- | --- | |  | Operating  Port  Direction | Crosslink Supported | Usage | | A | Downstream Port | Any | Field contains the value sent on the associated Lane during Link Equalization.  Field is HwInit. | | B | Upstream Port | 0b | Field is intended for debug and diagnostics. It contains the value captured from the associated Lane during Link  Equalization.  Field is RO.  When crosslinks are supported, case C (below) applies and this captured information is not visible to software. Vendors are  encouraged to provide an alternate mechanism to obtain this information. | | C | Upstream Port | 1b | Field is not used or affected by the current Link Equalization. Field value will be used if a future crosslink negotiation  switches the Operating Port Direction so that case A (above) applies. | | HwInit/RO  (see  description) |



Page 816

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Bit Location | Register Description | | | | Attributes |
|  |  | | | |  |
|  | Operating  Port  Direction | Crosslink Supported | Usage |
|  |
|  |  |  | Field is HwInit. |
| See Section 4.2.3and Chapter 8for details. The field encodings are defined in Section 4.2.3.2 . The default value is 1111b. | | | |

**7.7.7 Lane Margining at the Receiver Extended Capability**

The [Lane Margining at the Receiver Extended Capability](#bookmark16)structure must be implemented in:

• A Function associated with a Downstream Port where the Supported Link Speeds Vectorfield indicates support for a Link speed of 16.0 GT/s or higher.

• A Function of a single-Function Device associated with an Upstream Port where the Supported Link Speeds Vectorfield indicates support for a Link speed of 16.0 GT/s or higher.

• Function 0 (and only Function 0) of a Multi-Function Deviceassociated with an Upstream Port where the Supported Link Speeds Vectorfield indicates support for a Link speed of 16.0 GT/s or higher.

[Figure 7-97](#bookmark17)shows the layout of the Margining Extended Capability. This capability contains a pair of per-Port registers followed by a set of per-Lane registers.

The number of per-Lane entries is determined by the Maximum Link Width (see Section 7.5.3.6or Section 7.9.9.2). Up to 32 entries are permitted regardless of the Maximum Link Width. The value of entries beyond the Maximum Link Widthis undefined.

Each per-Lane entry contains the values for that Lane. Lane numbering uses the default Lane number and is thus invariant to Link width and Lane reversal negotiation that occurs during Link training.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |
| --- | --- |
| 31  30  29  28  27  26  25  24  23  22  21  20  19  18  17  16  15  14  13  12  11  10  9  8  7  6  5  4  3  2  1  0 | Byte Offset |
| PCI Expr ess Exte nded Capa bility He ader  Margini ng Port Sta tus Reg ister      Margining Por t Capabiliti es Re gister  Margi ning La ne Stat us: Lane 28 (Optional)    Margin ing Lane Control: Lan e 28 (O ptional)  Margi ning La ne Stat us: Lane 11 (Optional)    Margin ing Lane Control: Lan e 11 (O ptional)  Margini ng Lane Status: Lane 0       Mar gini ng Lane Control: Lane 0  Margi ning La ne Stat us: Lan e 1 (Optional)     Margi ning La ne Control: Lane 1 (Optional)  Margi ning La ne Stat us: Lan e 2 (Optional)     Margi ning La ne Control: Lane 2 (Optional)  Margi ning La ne Stat us: Lan e 3 (Optional)     Margi ning La ne Control: Lane 3 (Optional)  Margi ning La ne Stat us: Lan e 4 (Optional)     Margi ning La ne Control: Lane 4 (Optional)  Margi ning La ne Stat us: Lan e 5 (Optional)     Margi ning La ne Control: Lane 5 (Optional)  Margi ning La ne Stat us: Lan e 6 (Optional)     Margi ning La ne Control: Lane 6 (Optional)  Margi ning La ne Stat us: Lan e 7 (Optional)     Margi ning La ne Control: Lane 7 (Optional)  Margi ning La ne Stat us: Lan e 8 (Optional)     Margi ning La ne Control: Lane 8 (Optional)  Margi ning La ne Stat us: Lan e 9 (Optional)     Margi ning La ne Control: Lane 9 (Optional)  Margi ning La ne Stat us: Lane 10 (Optional)    Margin ing Lane Control: Lan e 10 (O ptional)  Margi ning La ne Stat us: Lane 12 (Optional)    Margin ing Lane Control: Lan e 12 (O ptional)  Margi ning La ne Stat us: Lane 13 (Optional)    Margin ing Lane Control: Lan e 13 (O ptional)  Margi ning La ne Stat us: Lane 14 (Optional)    Margin ing Lane Control: Lan e 14 (O ptional)  Margi ning La ne Stat us: Lane 15 (Optional)    Margin ing Lane Control: Lan e 15 (O ptional)  Margi ning La ne Stat us: Lane 16 (Optional)    Margin ing Lane Control: Lan e 16 (O ptional)  Margi ning La ne Stat us: Lane 17 (Optional)    Margin ing Lane Control: Lan e 17 (O ptional)  Margi ning La ne Stat us: Lane 18 (Optional)    Margin ing Lane Control: Lan e 18 (O ptional)  Margi ning La ne Stat us: Lane 19 (Optional)    Margin ing Lane Control: Lan e 19 (O ptional)  Margi ning La ne Stat us: Lane 20 (Optional)    Margin ing Lane Control: Lan e 20 (O ptional)  Margi ning La ne Stat us: Lane 21 (Optional)    Margin ing Lane Control: Lan e 21 (O ptional)  Margi ning La ne Stat us: Lane 22 (Optional)    Margin ing Lane Control: Lan e 22 (O ptional)  Margi ning La ne Stat us: Lane 23 (Optional)    Margin ing Lane Control: Lan e 23 (O ptional)  Margi ning La ne Stat us: Lane 24 (Optional)    Margin ing Lane Control: Lan e 24 (O ptional)  Margi ning La ne Stat us: Lane 25 (Optional)    Margin ing Lane Control: Lan e 25 (O ptional)  Margi ning La ne Stat us: Lane 26 (Optional)    Margin ing Lane Control: Lan e 26 (O ptional)  Margi ning La ne Stat us: Lane 27 (Optional)    Margin ing Lane Control: Lan e 27 (O ptional)  Margi ning La ne Stat us: Lane 29 (Optional)    Margin ing Lane Control: Lan e 29 (O ptional)  Margi ning La ne Stat us: Lane 30 (Optional)    Margin ing Lane Control: Lan e 30 (O ptional)  Margining Lane Status: Lane 31 (Optional) Margining Lane Control: Lane 31 (Optional) | +000h +004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch +030h +034h +038h +03Ch +040h +044h +048h +04Ch +050h +054h +058h +05Ch +060h +064h +068h +06Ch +070h +074h +078h +07Ch +080h +084h |





31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Figure 7-97 [Lane Margining at the Receiver Extended Capability](#bookmark16)

[**7.7.7.1**](7.7.7.1) **Lane Margining at the Receiver Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-98 Lane Margining at the Receiver Extended Capability Header Table 7-79 Lane Margining at the Receiver Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  The Extended Capability ID for the Physical Layer 16.0 GT/s Margining Extended Capability is 0027h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.7.7.2**](7.7.7.2) **Margining Port Capabilities Register (Offset 04h)**

|  |  |
| --- | --- |
| 15 1 | 0 |
| RsvdP |  |

Margining uses Driver Software

Figure 7-99 Margining Port Capabilities Register Table 7-80 Margining Port Capabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Margining uses Driver Software** - If Set, indicates that Margining is partially implemented using Device Driver software.[Margining Software Ready](#bookmark19) indicates when this software is initialized. If Clear, Margining | HwInit |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | does not require device driver software. In this case the value read from [Margining Software Ready](#bookmark20)is undefined. |  |

[**7.7.7.3**](7.7.7.3) **Margining Port Status Register (Offset 06h)**

|  |  |  |  |
| --- | --- | --- | --- |
| 15 2 | 1 | | 0 |
| RsvdZ |  |  | |

Margining Ready

 Margining Software Ready

Figure 7-100 Margining Port Status Register Table 7-81 Margining Port Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Margining Ready**. - Indicates when the Margining feature is ready to accept margining commands. Behavior is undefined if this bit is Clear and, for any Lane, any of the Receiver Number,Margin Type, Usage Model, or Margin Payloadfields are written (see [Section 7.7.7.4)](#bookmark22).  If[Margining uses Driver Software](#bookmark18)is Set,[Margining Ready](#bookmark21) must be Set no later than 100 ms after the later of[Margining Software Ready](#bookmark23) becoming Set or the link training to 16.0 GT/s.  If[Margining uses Driver Software](#bookmark18)is Clear,[Margining Ready](#bookmark21) must be Set no later than 100 ms after the Link trains to 16.0 GT/s.  Default value is implementation specific. | RO |
| 1 | **Margining Software Ready**- When [Margining uses Driver Software](#bookmark18)is Set, then this bit, when Set, indicates that the required software has performed the required initialization.  The value of this bit is undefined if[Margining uses Driver Software](#bookmark18) is Clear. The default value of this bit is implementation specific. | RO |

[**7.7.7.4**](7.7.7.4) **Margining Lane Control Register (Offset 08h)**

The [Margining Lane Control Register](#bookmark23)consists of control fields required for per-Lane margining. The number of entries in this register are sized by Maximum Link Width (see Section 7.5.3.6). See Section 4.2.7.2for details of this register.



Page 820

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 15 | 8 | 7 | 6 | 5 3 | 2 0 |
| Margin | Payload |  |  |  |  |

 Receiver Number

 Margin Type

Usage Model

RsvdP

Figure 7-101 Lane N: Margining Control Register Entry Table 7-82 **Lane N: Margining Control Register Entry**

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 2:0 | **Receiver Number** - See Section 8.4.4for details. The default value is 000b.  This field must be reset to the default value if the Port goes toDL\_Downstatus. | RW(see description) |
| 5:3 | **Margin Type** - See Section 8.4.4for details. The default value is 111b.  This field must be reset to the default value if the Port goes toDL\_Downstatus. | RW(see description) |
| 6 | **Usage Model** - See Section 8.4.4for details. The default value is 0b.  This field must be reset to the default value if the Port goes toDL\_Downstatus. | RW(see description) |
| 15:8 | **Margin Payload**- See Section 8.4.4for details.  This field’s value is used in conjunction with theMargin Typefield, as described in Section 8.4.4 . The default value is 9Ch.  This field must be reset to the default value if the Port goes toDL\_Downstatus. | RW(see description) |

[**7.7.7.5**](7.7.7.5) **Margining Lane Status Register (Offset 0Ah)**

The Margining Lane Status register consists of status fields required for per-Lane margining. The number of entries in this register are sized by Maximum Link Width (see Section 7.5.3.6). See Section 4.2.7.2for details of this register.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

7  6 5 3 2 0 

8

15

|  |
| --- |
|  |

|  |
| --- |
|  |

Receiver Number Status Margin Type Status

Usage Model Status

RsvdP

Margin Payload Status

Figure 7-102 Lane N: Margining Lane Status Register Entry Table 7-83 **Lane N: Margining Lane Status Register Entry**

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |

Control Fields

|  |  |  |
| --- | --- | --- |
| 2:0 | **Receiver Number Status** - See Section 8.4.4for details. The default value is 000b.  For Downstream Ports, this field must be reset to the default value if the Port goes toDL\_Downstatus. | RO(see description) |
| 5:3 | **Margin Type Status** - See Section 8.4.4for details. The default value is 000b.  This field must be reset to the default value if the Port goes toDL\_Downstatus. | RO(see description) |
| 6 | **Usage Model Status** - See Section 8.4.4for details. The default value is 0b.  This field must be reset to the default value if the Port goes toDL\_Downstatus. | RO(see description) |
| 15:8 | **Margin Payload Status** - See Section 8.4.4for details.  This field is only meaningful, when the Margin Type is a defined encoding other than ‘No Command’ The default value is 00h.  This field must be reset to the default value if the Port goes toDL\_Downstatus. | RO(see description) |

**7.7.8 ACS Extended Capability**

The [ACS Extended Capability](#bookmark24)is an optional capability that provides enhanced access controls (see Section 6.12). This capability may be implemented by a Root Port, a Switch Downstream Port, or a Multi-Function Device Function. It is never applicable to a PCI Express to PCI Bridge or Root Complex Event Collector. It is not applicable to a Switch

Upstream Port unless that Switch Upstream Port is a Function in a Multi-Function Device.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | |
|  | ACS Control Register | |  | ACS Capability Register | |
| Egress Control Vector (if required) | | | | | |
| (additional Egress Control Vector DWORDs if required) | | | | | |

Figure 7-103 [ACS Extended Capability](#bookmark24)

Byte Offset

+000h +004h +008h +00Ch

[**7.7.8.1**](7.7.8.1) **ACS Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-104 ACS Extended Capability Header Table 7-84 ACS Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  PCI Express Extended Capability ID for the ACS Extended Capability is 000Dh. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.7.8.2**](7.7.8.2) **ACS Capability Register (Offset 04h)**

15 8 7 6 5 4 3 2 1 0

|  |
| --- |
|  |

 ACS Source Validation

 ACS Translation Blocking

ACS P2P Request Redirect

ACS P2P Completion Redirect  ACS Upstream Forwarding

 ACS P2P Egress Control

ACS Direct Translated P2P  ACS Enhanced Capability  Egress Control Vector Size

Figure 7-105 ACS Capability Register Table 7-85 ACS Capability Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **ACS Source Validation** - Required for Root Ports and Switch Downstream Ports; must be hardwired to 0b otherwise. If 1b, indicates that the component implements [ACS Source Validation.](#bookmark26) | RO |
| 1 | **ACS Translation Blocking** - Required for Root Ports and Switch Downstream Ports; must be hardwired to 0b otherwise. If 1b, indicates that the component implements [ACS Translation Blocking.](#bookmark27) | RO |
| 2 | **ACSP2P Request Redirect** - Required for Root Ports that support peer-to-peer traffic with other Root  Ports; required for Switch Downstream Ports; required for Multi-Function Device Functions that support peer-to-peer traffic with other Functions; must be hardwired to 0b otherwise. If 1b, indicates that the  component implements [ACS P2P Request Redirect.](#bookmark28) | RO |
| 3 | **ACSP2P Completion Redirect** - Required for all Functions that support [ACS P2P Request Redirect;](#bookmark28) must be hardwired to 0b otherwise. If 1b, indicates that the component implements [ACS P2P Completion](#bookmark29)  [Redirect.](#bookmark29) | RO |
| 4 | **ACS Upstream Forwarding** - Required for Root Ports if the RC supports Redirected Request Validation; required for Switch Downstream Ports; must be hardwired to 0b otherwise. If 1b, indicates that the  component implements [ACS Upstream Forwarding.](#bookmark30) | RO |
| 5 | **ACSP2P Egress Control**- Optional for Root Ports, Switch Downstream Ports, and Multi-Function Device Functions; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS P2P Egress Control. | RO |
| 6 | **ACS Direct Translated P2P** - Required for Root Ports that support Address Translation Services (ATS) and also support peer-to-peer traffic with other Root Ports; required for Switch Downstream Ports; required for Multi-Function Device Functions that support Address Translation Services (ATS) and also support  peer-to-peer traffic with other Functions; must be hardwired to 0b otherwise. If 1b, indicates that the component implements [ACS Direct Translated P2P.](#bookmark31) | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7 | **ACS Enhanced Capability** - Required for Root Ports and Switch Downstream Ports that support the ACS Enhanced Capability mechanisms.  If Set, indicates that the component supports any of the following mechanisms:  • [ACS I/O Request Blocking](#bookmark33)  • [ACS DSP Memory Target Access](#bookmark34)  • [ACS USP Memory Target Access](#bookmark35)  • [ACS Unclaimed Request Redirect](#bookmark36) | RO |
| 15:8 | **Egress Control Vector Size** - Encodings 01h-FFh directly indicate the number of applicable bits in the [Egress Control Vector](#bookmark37); the encoding 00h indicates 256 bits.  If the ACS P2P Egress Control bit is 0b, the value of the size field is undefined, and the [Egress Control](#bookmark38) [Vector Register](#bookmark39) is not required to be present. | HwInit |

[**7.7.8.3**](7.7.8.3) **ACS Control Register (Offset 06h)**

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 13 | 12 | 11 10 | 9 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RsvdP |  |  |  |  |  |  |  |  |  |  |  |

Source Validation Enable

ACS ACS ACS ACS ACS ACS ACS

Translation Blocking Enable

P2P Request Redirect Enable

P2P Completion Redirect Enable Upstream Forwarding Enable

P2P Egress Control Enable Direct Translated P2P Enable I/O Request Blocking Enable

ACS  ACS  ACS  ACS

DSP Memory Target Access Control USP Memory Target Access Control Unclaimed Request Redirect Control

Figure 7-106 ACS Control Register Table 7-86 ACS Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **ACS Source Validation Enable** - When Set, the component validates the Bus Number from the Requester ID of Upstream Requests against the secondary/subordinate Bus Numbers.  Default value of this bit is 0b. Must be hardwired to 0b if the[ACS Source Validation](#bookmark26)functionality is not implemented. | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 1 | **ACS Translation Blocking Enable** - When Set, the component blocks all Upstream Memory Requests whose Address Type (AT) field is not set to the default value.  Default value of this bit is 0b. Must be hardwired to 0b if the[ACS Translation Blocking](#bookmark27)functionality is not implemented. | | RW |
| 2 | **ACSP2P Request Redirect Enable** - In conjunction with ACS P2P Egress Controland [ACS Direct](#bookmark31)  [Translated P2P](#bookmark31)mechanisms,determines when the component redirects peer-to-peer Requests  Upstream (see Section 6.12.3). Note that with Downstream Ports, this bit only applies to Upstream Requests arriving at the Downstream Port, and whose normal routing targets a different Downstream Port.  Default value of this bit is 0b. Must be hardwired to 0b if the[ACS P2P Request Redirect](#bookmark28)functionality is not implemented. | | RW |
| 3 | **ACSP2P Completion Redirect Enable** - Determines when the component redirects peer-to-peer  Completions Upstream; applicable only to Completions146 whose Relaxed OrderingAttribute is clear. Default value of this bit is 0b. Must be hardwired to 0b if the [ACS P2P Completion Redirect](#bookmark29)functionality is not implemented. | | RW |
| 4 | **ACS Upstream Forwarding Enable** - When Set, the component forwards Upstream any Request or  Completion TLPs it receives that were redirected Upstream by a component lower in the hierarchy. Note that this bit only applies to Upstream TLPs arriving at a Downstream Port, and whose normal routing  targets the same Downstream Port.  Default value of this bit is 0b. Must be hardwired to 0b if the[ACS Upstream Forwarding](#bookmark30)functionality is not implemented. | | RW |
| 5 | **ACSP2P Egress Control Enable** - In conjunction with the[Egress Control Vector](#bookmark42)plus the [ACS P2P](#bookmark28)  [Request Redirect](#bookmark28)and [ACS Direct Translated P2P](#bookmark31) mechanisms, determines when to allow, disallow, or redirect peer-to-peer Requests (seeSection 6.12.3).  Default value of this bit is 0b. Must be hardwired to 0b if theACS P2P Egress Controlfunctionality is not implemented. | | RW |
| 6 | **ACS Direct Translated P2PEnable** - When Set, overrides the[ACS P2P Request Redirect](#bookmark28)and ACS P2P Egress Controlmechanisms with peer-to-peer Memory Requests whose Address Type (AT) field  indicates a Translated address (see Section 6.12.3).  This bit is ignored if[ACS Translation Blocking Enable](#bookmark41) is 1b.  Default value of this bit is 0b. Must be hardwired to 0b if the [ACS Direct Translated P2P](#bookmark31)functionality is not implemented. | | RW |
| 7 | **ACSI/O Request Blocking Enable** - if Set, Upstream I/O Requests received by the Downstream Port must be handled as ACS Violations.  This bit is required for Root Ports and Switch Downstream Ports if the[ACS Enhanced Capability](#bookmark32) bit is Set; otherwise it must be RsvdP. The default value of this bit is 0b. | | RW/RsvdP |
| 9:8 | **ACS DSP Memory Target Access Control**- This field controlshow a Downstream Port handles Upstream Memory Requests attempting to access any Memory BAR Space on an applicable Root Port or Switch  Downstream Port (including the Ingress Port). See Section 6.12.1.1 . Defined Encodings are: | | RW/RsvdP |
| **00b 01b 10b** | Direct Request access enabled Request blocking enabled  Request redirect enabled |



146. This includes Read Completions, AtomicOp Completions, and other Completions with or without Data.

Page 826

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | **11b** Reserved  This field is required for Root Ports and Switch Downstream Ports if the[ACS Enhanced Capability](#bookmark32) bit is Set and there is applicable Memory BAR Space to protect; otherwise it must be RsvdP. The default value of this field is 00b. | |  |
| 11:10 | **ACS USP Memory Target Access Control**- This field controlshow a Switch Downstream Port handles  Upstream Memory Requests attempting to access any Memory BAR Space on the Switch Upstream Port.  See Section 6.12.1.1 . Defined Encodings are: | | RW/RsvdP |
| **00b 01b 10b 11b** | Direct Request access enabled Request blocking enabled  Request redirect enabled Reserved |
| This field is required for Root Ports and Switch Downstream Ports if the[ACS Enhanced Capability](#bookmark32) bit is Set and there is applicable Memory BAR Space to protect; otherwise it must be RsvdP. The default value of this field is 00b. | |
| 12 | **ACS Unclaimed Request Redirect Control**- Controlshow a Switch Downstream Port handles incoming Requests targeting Memory Space within the Memory aperture of the Switch Upstream Port that is not within a Memory aperture or Memory BAR Space of any Downstream Port within the Switch.  When Set, the Switch must forward such Requests Upstream out of the Switch.  When Clear, the Switch Downstream Port must handle such Requests as an Unsupported Request (UR). This bit is required for Switch Downstream Ports if the[ACS Enhanced Capability](#bookmark32) bit is Set; otherwise it must be RsvdP. The default value of this bit is 0b. | | RW/RsvdP |

[**7.7.8.4**](7.7.8.4) **Egress Control Vector Register (Offset 08h)**

The [Egress Control Vector](#bookmark44) is a read-write register that contains a bit-array. The number of bits in the register is specified by the [Egress Control Vector Size](#bookmark40)field, and the register spans multiple DWORDs if required. If the ACS P2P Egress Control bit in the [ACS Capability Register](#bookmark25)is 0b, the [Egress Control Vector Size](#bookmark40)field is undefined and the [Egress Control Vector](#bookmark43)

[Register](#bookmark43) is not required to be present.

For the general case of an [Egress Control Vector](#bookmark45)spanning multiple DWORDs, the DWORD offset and bit number within that DWORD for a given arbitrary bit K are specified by the formulas147 :

DWORD offset = 08h + (K div 32) × 4 DWORD bit# = K mod 32

Equation 7-4 Egress Control Vector Access

Bits in a DWORD beyond those specified by the [Egress Control Vector Size](#bookmark40)field areRsvdP.

For Root Ports and Switch Downstream Ports, each bit in the bit-array always corresponds to a Port Number. Otherwise, for Functions148 within a Multi-Function Device, each bit in the bit-array corresponds to one or more Function Numbers, or a Function Group Number. For example, access to Function 2 is controlled by bit number 2 in the bit-array. For both



147. Div is an integer divide with truncation. Mod is the remainder from an integer divide.

148. Including Switch Upstream Ports.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Port Number cases and Function Number cases, the bit corresponding to the Function that implements this Extended Capability structure must be hardwired to 0b.149

If an ARI Deviceimplements ACS Function Groups ([ACS Function Groups Capability](#bookmark46)is Set), its [Egress Control Vector Size](#bookmark40) is required to be a power-of-2 from 8 to 256, and all of its implemented[Egress Control Vector](#bookmark47) bits must be RW. With ARI Devices, multiple Functions can be associated with a single bit, so for each Function, its associated bit determineshow Requests from it targeting other Functions (if any) associated with the same bit are handled.

If ACS Function Groups are enabled in an ARI Device [(ACS Function Groups Enable](#bookmark48)is Set),the first 8[Egress Control Vector](#bookmark49) bits in each Function are associated with Function Group Numbersinstead of Function Numbers. In this case, access

control is enforced between Function Groups instead of Functions, and any implemented[Egress Control Vector](#bookmark50) bits beyond the first 8 are unused.

Independent of whether an ARI Deviceimplements ACS Function Groups, its [Egress Control Vector Size](#bookmark40)is not required to cover the entire Function Number range of all Functions implemented by the Device. If ACS Function Groups are not

enabled, Function Numbers are mapped to implemented[Egress Control Vector](#bookmark51)bits by taking the modulo of the [Egress](#bookmark40) [Control Vector Size](#bookmark40), which is constrained to be a power-of-2.

With RCs, some Port Numbers may refer to internal Ports instead of Root Ports. For Root Ports in such RCs, each bit in the bit-array that corresponds to an internal Port must be hardwired to 0b.

31 0 

Egress Control Vector

Figure 7-107 Egress Control Vector Register Table 7-87 Egress Control Vector Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **Egress Control Vector** - An N-bit bit-array configured by software, where N is given by the value in the [Egress Control Vector Size](#bookmark40)field. When a given bit is set, peer-to-peer Requests targeting the associated Port, Function, or Function Groupare blocked or redirected (if enabled) (see Section 6.12.3).  [Figure 7-107](#bookmark52)shows a single DWORD register. This register is always an integral number of DWORDs. Default value of each bit is 0b. | RW |

The following examples illustrate how the vector might be configured:

• For an 8-Port Switch, each Port will have a separate vector indicating which Downstream Egress Ports it may forward Requests to.

Port 1 being not allowed to communicate with any other Downstream Ports would be configured as:

1111 1100bwith bit 0 corresponding to the Upstream Port (hardwired to 0b) and bit 1 corresponding to the Ingress Port (hardwired to 0b).

Port 2 being allowed to communicate with Ports 3, 5, and 7 would be configured as: 0101 0010b.

• For a 4-Function device, each Function will have a separate vector that indicates which Function it may forward

Requests to.

Function 0 being not allowed to communicate with any other Functions would be configured as: 1110b with bit 0 corresponding to Function 0 (hardwired to 0b).



149. ForARI Devices, the bit must beRW. See subsequent description.

Page 828

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Function 1 being allowed to communicate with Functions 2 and 3 would be configured as: 0001bwith bit 1 corresponding to Function 1 (hardwired to 0b).

**7.8 Common PCI and PCIe Capabilities**

This section, contains a description of common PCI and PCIe capabilities that are individually optional in this but may be required by other PCISIG specifications.

**7.8.1 Power Budgeting Extended Capability**

The [Power Budgeting Extended Capability](#bookmark54)allows the system to allocate power to devices that are added to the system at runtime. Through this Capability, a device can report the power it consumes on a variety of power rails, in a variety of

device power-management states, in a variety of operating conditions. The system can use this information to ensure that the system is capable of providing the proper power and cooling levels to the device. Failure to indicate proper device power consumption may risk device or system failure.

Implementation of the [Power Budgeting Extended Capability](#bookmark54)is optional for PCI Express devices that are implemented either in a form factor which does not require Hot-Plug support, or that are integrated on the system board. PCI Express form factor specifications may require support for power budgeting.[Figure 7-108](#bookmark55)details allocation of register fields in the [Power Budgeting Extended Capability.](#bookmark54)

Byte Offset

+000h +004h +008h +00Ch

|  |  |  |  |
| --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | |
| RsvdP | | | Data Select Register |
| Data Register | | |  |
| RsvdP | | | Power Budget Capability |

Figure 7-108 [Power Budgeting Extended Capability](#bookmark54)

[**7.8.1.1**](7.8.1.1) **Power Budgeting Extended Capability Header (Offset 00h)**

[Figure 7-109](#bookmark57)details allocation of register fields in the[Power Budgeting Extended Capability Header;](#bookmark56)[Table 7-88 pro](#bookmark58)vides the respective bit definitions. Refer toSection 7.6.3for a description of the PCI Express Extended Capability header. The Extended Capability ID for the [Power Budgeting Extended Capability](#bookmark54)is 0004h.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-109 Power Budgeting Extended Capability Header Table 7-88 Power Budgeting Extended Capability Header

|  |
| --- |
| 19 16 |
|  |

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  Extended Capability ID for the [Power Budgeting Extended Capability](#bookmark54)is 0004h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.8.1.2**](7.8.1.2) **Power Budgeting Data Select Register (Offset 04h)**

The [Power Budgeting Data Select Register](#bookmark59)is an 8-bit read-write register that indexes the Power Budgeting Data reported through the[Power Budgeting Data Register](#bookmark60)and selects the DWORD of Power Budgeting Data that is to appear in the

[Power Budgeting Data Register](#bookmark61). Values for this register start at zero to select the first DWORD of Power Budgeting Data; subsequent DWORDs of Power Budgeting Data are selected by increasing index values. The default value of this register is undefined.

[**7.8.1.3**](7.8.1.3) **Power Budgeting Data Register (Offset 08h)**

This read-only register returns the DWORD of[Power Budgeting Data](#bookmark61)selected by the [Power Budgeting Data Select](#bookmark59)

[Register](#bookmark59). Each DWORD of the[Power Budgeting Data](#bookmark61)describes the power usage of the device in a particular operating

condition.[Power Budgeting Data](#bookmark61)for different operating conditions is not required to be returned in any particular order, as long as incrementing the[Power Budgeting Data Select Register](#bookmark59)causes information for a different operating condition to be returned. If the [Power Budgeting Data Select Register](#bookmark59)contains a value greater than or equal to the number of

operating conditions for which the device provides power information, this register must return all zeros. The default

value of this register is undefined.[Figure 7-110](#bookmark62)details allocation of register fields in the[Power Budgeting Data Register;](#bookmark61) [Table 7-89](#bookmark63)provides the respective bit definitions.

The [Base Power](#bookmark64)and [Data Scale](#bookmark65)fields describe the power usage of the device; the [Power Rail,](#bookmark66)[Type,](#bookmark67)[PM State,](#bookmark68) and [PM](#bookmark69) [Sub State](#bookmark70)fields describe the conditions under which the device has this power usage.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 31 21 | 20 18 | 17 15 | 14 13 | 12 10 | 9 8 | 7 | 0 |
| RsvdP |  | Type |  |  |  | Base | Power |

 Data Scale

PM Sub State

PM State

Power Rail

Figure 7-110 Power Budgeting Data Register Table 7-89 Power Budgeting Data Register

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Bit Location | Register Description | | | Attributes |
| 7:0 | **Base Power** - Specifies in watts the base power value in the given operating condition. This value must be multiplied by the data scale to produce the actual power consumption value except when the [Data](#bookmark72) [Scale](#bookmark73)field equals 00b (1.0x) and [Base Power](#bookmark71)exceeds EFh, the following alternative encodings are used: | | | RO |
| **F0h F1h F2h**  **F3h to FFh** | | greater than 239 W and less than or equal to 250 W Slot Power Limit greater than 250 W and less than or equal to 275 W Slot Power Limit greater than 275 W and less than or equal to 300 W Slot Power Limit Reserved for values greater than 300 W |
| 9:8 | **Data Scale** - Specifies the scale to apply to the[Base Power](#bookmark71)value. The power consumption of the device is determined by multiplying the contents of the[Base Power](#bookmark71)field with the value corresponding to the encoding returned by this field, except as noted above.  Defined encodings are: | | | RO |
| **00b 01b 10b 11b** | 1.0x  0.1x  0.01x 0.001x | |
| 12:10 | **PM Sub State** - Specifies the power management sub state of the operating condition being described. Defined encodings are: | | | RO |
| **000b**  **001b - 111b** | Default Sub State  Device Specific Sub State | |
| 14:13 | **PM State** - Specifies the power management state of the operating condition being described. Defined encodings are: | | | RO |
| **00b 01b 10b 11b** | D0 D1 D2 D3 | |
| A device returns 11b in this field and Aux or PMEAux in the[Type](#bookmark75)field to specify theD3Cold[PM State.](#bookmark74) An encoding of 11b along with any other [Type](#bookmark76)field value specifies the D3Hotstate. | | |



Page 831

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 17:15 | **Type** - Specifies the type of the operating condition being described. Defined encodings are: | | RO |
| **000b**  **001b**  **010b**  **011b**  **100b**  **101b**  **111b**  **Others** | PME Aux Auxiliary Idle  Sustained  Sustained -Emergency Power Reduction State (see Section 6.25 ) Maximum -Emergency Power Reduction State(see Section 6.25 ) Maximum  All other encodings are Reserved. |
| 20:18 | **Power Rail**- Specifies the thermal load or power rail of the operating condition being described. Defined encodings are: | | RO |
| **000b**  **001b**  **010b**  **111b**  **Others** | Power (12V) Power (3.3V)  Power (1.5V or 1.8V) Thermal  All other encodings are Reserved. |

A device that implements the [Power Budgeting Extended Capability](#bookmark54)is required to provide data values for the D0

Maximum and D0Sustained [PM State](#bookmark74)and [Type](#bookmark75)combinations for every power rail from which it consumes power; data for the D0 Maximum and D0Sustained for Thermal must also be provided if these values are different from the sum of the values for an operating condition reported for D0 Maximum and D0Sustained on the power rails.

Devices that support auxiliary power or PME from auxiliary power must provide data for the appropriate power[Type](#bookmark75) (Auxiliary or PMEAux).

If a device implements Emergency Power Reduction State, it must report Power Budgeting values for the following:

• Maximum Emergency Power Reduction State,[PM State](#bookmark74)D0, all power rails used by the device

• Maximum Emergency Power Reduction State,[PM State](#bookmark74)D0, Thermal (if different from the sum of the preceding values)

• Sustained Emergency Power Reduction State,[PM State](#bookmark74)D0, all power rails used by the device

• Sustained Emergency Power Reduction State,[PM State:](#bookmark74)D0, Thermal (if different from the sum of the preceding values)

[**7.8.1.4**](7.8.1.4) **Power Budgeting Capability Register (Offset 0Ch)**

This register indicates the power budgeting capabilities of a device.[Figure 7-111](#bookmark78)details allocation of register fields in the [Power Budgeting Capability Register;](#bookmark77)[Table 7-90 pro](#bookmark79)vides the respective bit definitions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |
| --- | --- |
| 7 1 | 0 |
| RsvdP |  |

System Allocated

Figure 7-111 Power Budgeting Capability Register Table 7-90 Power Budgeting Capability Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **System Allocated**- When Set, this bit indicates that the power budget for the device is included within the system power budget. Reported[Power Budgeting Data](#bookmark61)for this device must be ignored by software for power budgeting decisions if this bit is Set. | HwInit |

**7.8.2 Latency Tolerance Reporting (LTR) Extended Capability**

The PCI Express[Latency Tolerance Reporting (LTR) Extended Capability](#bookmark80)is an optional Extended Capability that allows software to provide platform latency information to components with Upstream Ports (Endpoints and Switches),and is required for Switch Upstream Ports and Endpoints if the Function supports the LTR mechanism. It is not applicable to Root Ports, Bridges, or Switch Downstream Ports.

For a Multi-Function Deviceassociated with the Upstream Port of a component that implements the LTR mechanism, this Capability structure must be implemented only in Function 0, and must control the component’s Link behavior on behalf of all the Functions of the Device.

RCiEPsimplemented as Multi-Function Devicesare permitted to implement this Capability structure in more than one Function of the Multi-Function Device.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | |
|  | Max No-Snoop Latency Register | |  | Max Snoop Latency Register | |

Figure 7-112 LTR Extended Capability Structure

Byte Offset +000h

+004h

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.8.2.1**](7.8.2.1) **LTR Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

31 20

Next Capability Offset

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-113 LTR Extended Capability Header Table 7-91 LTR Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  PCI Express Extended Capability for the LTR Extended Capability is 0018h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities. | RO |

[**7.8.2.2**](7.8.2.2) **Max Snoop Latency Register (Offset 04h)**

12 10

0

9

15 13

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

Max Snoop LatencyValue Max Snoop LatencyScale

Figure 7-114 Max Snoop Latency Register Table 7-92 Max Snoop Latency Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 9:0 | **Max Snoop LatencyValue** - Along with the[Max Snoop LatencyScale](#bookmark82)field, this register specifies the  maximum snoop latency that a device is permitted to request. Software should set this to the platform’s maximum supported latency or less. It is strongly recommended that any updates to this field are  reflected in LTR Message(s) sent by the device within 1 ms.  The default value for this field is 00 0000 0000b. | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 12:10 | **Max Snoop LatencyScale** - This register provides a scale for the value contained within the [Max Snoop](#bookmark81) [LatencyValue](#bookmark81)field. Encoding is the same as the LatencyScale fields in the LTR Message. See Section 6.18 . It is strongly recommended that any updates to this field are reflected in LTR Message(s) sent by the  device within 1 ms.  The default value for this field is 000b.  Hardware operation is undefined if software writes a Not Permitted value to this field. | RW |

[**7.8.2.3**](7.8.2.3) **Max No-Snoop Latency Register (Offset 06h)**

12 10

0

9

15 13

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

Max No-Snoop LatencyValue Max No-Snoop LatencyScale

Figure 7-115 Max No-Snoop Latency Register Table 7-93 Max No-Snoop Latency Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 9:0 | **Max No-Snoop LatencyValue** - Along with the[Max No-Snoop LatencyScale](#bookmark84)field, this register specifies the maximum no-snoop latency that a device is permitted to request. Software should set this to the  platform’s maximum supported latency or less. It is strongly recommended that any updates to this field are reflected in LTR Message(s) sent by the device within 1 ms.  The default value for this field is 00 0000 0000b. | RW |
| 12:10 | **Max No-Snoop LatencyScale** - This register provides a scale for the value contained within the [Max](#bookmark83)  [No-Snoop LatencyValue](#bookmark83)field. Encoding is the same as the LatencyScale fields in the LTR Message. See Section 6.18. It is strongly recommended that any updates to this field are reflected in LTR Message(s) sent by the device within 1 ms.  The default value for this field is 000b.  Hardware operation is undefined if software writes a Not Permitted value to this field. | RW |

**7.8.3 L1 PM Substates Extended Capability**

The [L1 PM Substates Extended Capability](#bookmark85)is an optional Extended Capability, that is required if L1 PM Substates is implemented at a Port. The [L1 PM Substates Extended Capability](#bookmark85)structure is defined as shown in [Figure 7-116 .](#bookmark86)

For a Multi-Function Deviceassociated with an Upstream Port implementing L1 PM Substates, this Extended Capability Structure must be implemented only in Function 0, and must control the Upstream Port’s Link behavior on behalf of all the Functions of the device.



Page 835



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | | |
|  | | L1 PM Substates Capabilities Register | | | | |
| L1 PM Substates Control 1 Register | | | | | | |
| L1 PM Substates Control 2 Register | | | | | | |
|  | | | L1 PM Substates Status Register | |  | |

Figure 7-116 [L1 PM Substates Extended Capability](#bookmark85)

Byte Offset +000h

+004h +008h +00Ch +010h

[**7.8.3.1**](7.8.3.1) **L1 PM Substates Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-117 L1 PM Substates Extended Capability Header Table 7-94 L1 PM Substates Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  Extended Capability ID for L1 PM Substates is 001Eh. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  This field must be 2h if the[L1 PM Substates Status Register](#bookmark89)is implemented and must be 1h otherwise. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh.  The bottom 2 bits of this offset are Reserved and must be implemented as 00b although software must mask them to allow for future uses of these bits. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.8.3.2**](7.8.3.2) **L1 PM Substates Capabilities Register (Offset 04h)**

0

2

3

7 6

15 8

17 16

18

23 19

1

4

5

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| 31 24 |
| RsvdP |

PCI-PM L1.2 Supported

PCI-PM L1.1 Supported

ASPM L1.2 Supported

ASPM L1.1 Supported

L1 PM Substates Supported

Link Activation Supported

RsvdP

Port Common\_Mode\_Restore\_Time

Port T\_POWER\_ON Scale

RsvdP

Port T\_POWER\_ON Value

Figure 7-118 L1 PM Substates Capabilities Register Table 7-95 L1 PM Substates Capabilities Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 0 | **PCI-PML1.2 Supported**- When Set this bit indicates that PCI-PM L1.2is supported. | | HwInit |
| 1 | **PCI-PML1.1 Supported**- When Set this bit indicates that PCI-PM L1.1is supported, and must be Set by all Ports implementing L1 PM Substates. | | HwInit |
| 2 | **ASPML1.2 Supported**- When Set this bit indicates that ASPM L1.2is supported. | | HwInit |
| 3 | **ASPML1.1 Supported**- When Set this bit indicates that ASPM L1.1is supported. | | HwInit |
| 4 | **L1 PM Substates Supported**- When Set this bit indicates that this Port supports L1 PM Substates. | | HwInit |
| 5 | **Link Activation Supported**- For Downstream Ports, when Set, this bit indicates that this Port supports Link Activation. See Section 5.5.6for details.  This bit is of type RsvdPfor Upstream Ports. | | HwInit/RsvdP |
| 15:8 | **Port Common\_Mode\_Restore\_Time** - Time (in μs) required for this Port to re-establish common mode as described in Table 5-11 .  Required for all Ports for which either the [PCI-PM L1.2 Supported](#bookmark91) bit is Set,[ASPM L1.2 Supported](#bookmark92) bit is Set, or both are Set, otherwise this field is of type RsvdP. | | HwInit/RsvdP  (See  description) |
| 17:16 | **Port T\_POWER\_ON Scale** - Specifies the scale used for the [Port T\_POWER\_ON Value](#bookmark96)field in the [L1](#bookmark90) [PM Substates Capabilities Register.](#bookmark90)  Range of Values | | HwInit/RsvdP |
| **00b 01b 10b 11b** | 2 μs  10 μs 100 μs  Reserved |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Required for all Ports for which either the [PCI-PM L1.2 Supported](#bookmark91) bit is Set,[ASPM L1.2 Supported](#bookmark92) bit is Set, or both are Set, otherwise this field is of type RsvdP.  Default value is 00b |  |
| 23:19 | **Port T\_POWER\_ON Value** - Along with the [Port T\_POWER\_ON Scale](#bookmark97)field in the [L1 PM Substates](#bookmark90)  [Capabilities Register](#bookmark90)sets the time (in μs) that this Port requires the port on the opposite side of Link to wait in L1.2.Exitafter sampling CLKREQ# asserted before actively driving the interface.  The value of Port T\_POWER\_ON is calculated by multiplying the value in this field by the scale value in the [Port T\_POWER\_ON Scale](#bookmark97)field in the [L1 PM Substates Capabilities Register.](#bookmark90)  Default value is 00101b  Required for all Ports for which either the [PCI-PM L1.2 Supported](#bookmark91) bit is Set,[ASPM L1.2 Supported](#bookmark92) bit is Set, or both are Set, otherwise this field is of type RsvdP. | HwInit/RsvdP |

[**7.8.3.3**](7.8.3.3) **L1 PM Substates Control 1 Register (Offset 08h)**

|  |
| --- |
| 15 8 |
|  |

|  |
| --- |
| 28 26 |
| RsvdP |

0

2

3

7 6

31 29

1

4

5

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| 25 16 |
|  |

PCI-PM L1.2 Enable

PCI-PM L1.1 Enable

ASPM L1.2 Enable

ASPM L1.1 Enable

Link Activation Interrupt Enable

Link Activation Control

RsvdP

Common\_Mode\_Restore\_Time

LTR\_L1.2\_THRESHOLD\_Value

LTR\_L1.2\_THRESHOLD\_Scale

Figure 7-119 L1 PM Substates Control 1 Register Table 7-96 L1 PM Substates Control 1 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **PCI-PML1.2 Enable** - When Set this bit enables PCI-PM L1.2.  Required for both Upstream and Downstream Ports. For Ports for which the [PCI-PM L1.2 Supported](#bookmark91) bit is Clear this bit is permitted to be hardwired to 0.  For compatibility with possible future extensions, software must not enable L1 PM Substates unless the [L1 PM Substates Supported](#bookmark94) bit in the [L1 PM Substates Capabilities Register](#bookmark90)is Set.  Default value is 0b. | RW |
| 1 | **PCI-PML1.1 Enable** - When Set this bit enables PCI-PM L1.1. Required for both Upstream and Downstream Ports.  For compatibility with possible future extensions, software must not enable L1 PM Substates unless the [L1 PM Substates Supported](#bookmark94) bit in the [L1 PM Substates Capabilities Register](#bookmark90)is Set.  Default value is 0b. | RW |



Page 838

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 2 | **ASPML1.2 Enable** - When Set this bit enables ASPM L1.2. Required for both Upstream and Downstream Ports.  For Ports for which the [ASPM L1.2 Supported](#bookmark92) bit is Clear this bit is permitted to be hardwired to 0. For compatibility with possible future extensions, software must not enable L1 PM Substates unless the [L1 PM Substates Supported](#bookmark94) bit in the [L1 PM Substates Capabilities Register](#bookmark90)is Set.  Default value is 0b. | RW |
| 3 | **ASPML1.1 Enable** - When Set this bit enables ASPM L1.1. Required for both Upstream and Downstream Ports.  For Ports for which the [ASPM L1.1 Supported](#bookmark93) bit is Clear this bit is permitted to be hardwired to 0. For compatibility with possible future extensions, software must not enable L1 PM Substates unless the [L1 PM Substates Supported](#bookmark94) bit in the [L1 PM Substates Capabilities Register](#bookmark90)is Set.  Default value is 0b. | RW |
| 4 | **Link Activation Interrupt Enable** - When set this bit enables the generation of an interrupt to indicate the completion of the Link Activation process. See Section 5.5.6for details.  Required for Downstream Ports when the [Link Activation Supported](#bookmark95) bit is Set, otherwise it is permitted to be hardwired to 0b.  Must be RsvdPfor Upstream Ports. Default value is 0b. | RW/RsvdP |
| 5 | **Link Activation Control**- When this bit is Set, the Port must initiate the Link Activation process. See Section 5.5.6for details.  Required for Downstream Ports when the [Link Activation Supported](#bookmark95) bit is Set, otherwise it is permitted to be hardwired to 0b.  Must be RsvdPfor Upstream Ports. Default value is 0b. | RW/RsvdP |
| 15:8 | **Common\_Mode\_Restore\_Time** - Sets value of T COMMONMODE (in μs), which must be used by the  Downstream Port for timing the re-establishment of common mode, as described in Table 5-11 .  This field must only be modified when the [ASPM L1.2 Enable](#bookmark99)and [PCI-PM L1.2 Enable](#bookmark98)bits are both  Clear. The Port behavior is undefined if this field is modified when either the [ASPM L1.2 Enable](#bookmark99)and/or [PCI-PM L1.2 Enable](#bookmark98) bit(s) are Set.  Required for Downstream Ports for which either the [PCI-PM L1.2 Supported](#bookmark91) bit is Set,[ASPM L1.2](#bookmark92) [Supported](#bookmark92) bit is Set, or both are Set, otherwise this field is of type RsvdP.  This field is of type RsvdPfor Upstream Ports. Default value is implementation specific. | RW/RsvdP  (See  Description) |
| 25:16 | **LTR\_L1.2\_THRESHOLD\_Value** - Along with the LTR\_L1.2\_THRESHOLD\_Scale, this field indicates the LTR threshold used to determine if entry into L1 results in L1.1 (if enabled) or L1.2 (if enabled).  The default value for this field is 00 0000 0000b.  This field must only be modified when the [ASPM L1.2 Enable](#bookmark99) bit is Clear. The Port behavior is undefined if this field is modified when the [ASPM L1.2 Enable](#bookmark99) bit is Set.  Required for all Ports for which the [ASPM L1.2 Supported](#bookmark92) bit is Set, otherwise this field is of type RsvdP. | RW/RsvdP  (See  Description) |



Page 839

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:29 | **LTR\_L1.2\_THRESHOLD\_Scale** - This field provides a scale for the value contained within the  LTR\_L1.2\_THRESHOLD\_Value. Encoding is the same as the LatencyScale fields in the LTR Message (see Section 6.18).  The default value for this field is 000b.  Hardware operation is undefined if software writes a Not-Permitted value to this field.  This field must only be modified when the [ASPM L1.2 Enable](#bookmark99) bit is Clear. The Port behavior is undefined if this field is modified when the [ASPM L1.2 Enable](#bookmark99) bit is Set.  Required for all Ports Ports for which the [ASPM L1.2 Supported](#bookmark92) bit is Set, otherwise this field is of type RsvdP. | RW/RsvdP  (See  description) |

[**7.8.3.4**](7.8.3.4) **L1 PM Substates Control 2 Register (Offset 0Ch)**

|  |  |  |  |
| --- | --- | --- | --- |
| 31 8 | 7 3 | 2 | 1 0 |
| RsvdP |  |  |  |

T\_POWER\_ON Scale

RsvdP

T\_POWER\_ON Value

Figure 7-120 L1 PM Substates Control 2 Register Table 7-97 L1 PM Substates Control 2 Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 1:0 | **T\_POWER\_ON Scale** - Specifies the scale used for [T\_POWER\_ON Value.](#bookmark101) Range of Values: | | RW/RsvdP |
| **00b 01b 10b 11b** | 2 μs  10 μs 100 μs  Reserved |
| Required for all Ports that support L1.2, otherwise this field is of type RsvdP.  This field must only be modified when the [ASPM L1.2 Enable](#bookmark99)and [PCI-PM L1.2 Enable](#bookmark98) bits are both Clear. The Port behavior is undefined if this field is modified when either the [ASPM L1.2 Enable](#bookmark99)and/or [PCI-PM](#bookmark98)  [L1.2 Enable](#bookmark98) bit(s) are Set. Default value is 00b | |
| 7:3 | **T\_POWER\_ON Value** - Along with the[T\_POWER\_ON Scale](#bookmark100)sets the minimum amount of time (in μs) that the Port must wait in L1.2.Exitafter sampling CLKREQ# asserted before actively driving the interface.  T\_POWER\_ON is calculated by multiplying the value in this field by the value in the [T\_POWER\_ON Scale](#bookmark100) field.  This field must only be modified when the [ASPM L1.2 Enable](#bookmark99)and [PCI-PM L1.2 Enable](#bookmark98) bits are both Clear. The Port behavior is undefined if this field is modified when either the [ASPM L1.2 Enable](#bookmark99)and/or [PCI-PM](#bookmark98) [L1.2 Enable](#bookmark98) bit(s) are Set. | | RW/RsvdP |



Page 840

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Default value is 00101b  Required for all Ports that support L1.2, otherwise this field is of type RsvdP. |  |

[**7.8.3.5**](7.8.3.5) **L1 PM Substates Status Register (Offset 10h)**

Hardware must implement this register if the[Capability Version](#bookmark88)in the [L1 PM Substates Extended Capability Header](#bookmark87)is 2h or greater. This register is not present if the[Capability Version](#bookmark88) is 1h.

|  |  |
| --- | --- |
| 31 1 | 0 |
| RsvdZ |  |

Link Activation Status

Figure 7-121 L1 PM Substates Status Register Table 7-98 L1 PM Substates Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Link Activation Status** - Indicates the status ofLink Activation. See Section 5.5.6for details. Required for Downstream Ports when the [Link Activation Supported](#bookmark95) bit is Set, otherwise it is hardwired to 0b.  Must be RsvdZfor Upstream Ports. Default value is 0b. | RW1C/RsvdZ |

**7.8.4 Advanced Error Reporting Extended Capability**

The PCI Express Advanced Error Reporting Capability is an optional Extended Capability that may be implemented by

PCI Express device Functions supporting advanced error control and reporting. The Advanced Error Reporting Capability structure definition has additional interpretation for Root Ports and Root Complex Event Collectors; software must

interpret the Device/Port Type field in the PCI Express Capabilities register to determine the availability of additional registers for Root Ports and Root Complex Event Collectors.

[Figure 7-122](#bookmark103)shows the PCI Express[Advanced Error Reporting Extended Capability](#bookmark102)structure.

Note that if an error reporting bit field is marked as optional in the error registers, the bits must be implemented or not implemented as a group across the Status, Mask and Severity registers. In other words, a Function is required to

implement the same error bit fields in corresponding Status, Mask and Severity registers. Bits corresponding to bit fields that are not implemented must be hardwired to 0, unless otherwise specified.

Except for Root Ports and Root Complex Event Collectors, if the End-End TLP Prefix Supported bit is Set, the Root Error Command and [Error Source Identification Register](#bookmark104)s must beRsvdPand the [Root Error Status Register](#bookmark105) must be RsvdZ.

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch +030h +034h +038h +03Ch +040h +044h

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | | | 15  14  13  12  11  10  9  8 | | | | 7  6  5  4  3  2  1  0 | |
| PCI Express Extended Capability Header | | | | | | | | | | |
| Uncorrectable Error Status Register | | | | | | | | | | |
| Uncorrectable Error Mask Register | | | | | | | | | | |
|  | | Uncorrectable Error Severity Register | | | | | |  | | |
| Correctable Error Status Register | | | | | | | | | | |
|  | | | Correctable Error Mask Register | | | |  | | | |
| Advanced Error Capabilities and Control Register | | | | | | | | | | |
| Header Log Register | | | | | | | | | | |
| Root Error Command Register | | | | | | | | | | |
|  | | | | Root Error Status Register | |  | | | | |
| Correctable Error Source Identification Register | | | | | Error Source Identification Register | | | | |  |
| TLP Prefix Log Register | | | | | | | | | | |

Figure 7-122 [Advanced Error Reporting Extended Capability](#bookmark102)Structure

[**7.8.4.1**](7.8.4.1) **Advanced Error Reporting Extended Capability Header (Offset 00h)**

[Figure 7-123](#bookmark106)details the allocation of register fields of an Advanced Error Reporting Extended Capability header;[Table](#bookmark107) [7-99](#bookmark108)provides the respective bit definitions.

Refer toSection 7.6.3for a description of the PCI Express Extended Capability header. The Extended Capability ID for the Advanced Error Reporting Capability is 0001h.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-123 Advanced Error Reporting Extended Capability Header Table 7-99 Advanced Error Reporting Extended Capability Header

|  |
| --- |
| 19 16 |
|  |

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  The Extended Capability ID for the Advanced Error Reporting Capability is 0001h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  This field must be 2h if the End-End TLP Prefix Supported bit (see Section 7.5.3.15) is Set and must be 1h or 2h otherwise. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.8.4.2**](7.8.4.2) **Uncorrectable Error Status Register (Offset 04h)**

The [Uncorrectable Error Status Register](#bookmark109)indicates error detection status of individual errors on a PCI Express device

Function. An individual error status bit that is Set indicates that a particular error was detected; software may clear an error status by writing a 1b to the respective bit. Refer toSection 6.2for further details. Register bits not implemented by the Function are hardwired to 0b.[Figure 7-124](#bookmark110)details the allocation of register fields of the[Uncorrectable Error Status](#bookmark109) [Register;Section 7.8.4.2 pro](#bookmark109)vides the respective bit definitions.



|  |
| --- |
| 3 1 |
| RsvdZ |

0

23

18

12

16

25

11 6

26

24

19

13

20

21

22

4

5

14

15

17

|  |
| --- |
| RsvdZ |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 31 27 |
| RsvdZ |

Undefined

Data Link Protocol Error Status

Surprise Down Error Status

Poisoned TLP Received

Flow Control Protocol Error Status

Completion Timeout Status

Completer Abort Status

Unexpected Completion Status

Receiver Overflow Status

Malformed TLP Status

ECRC Error Status

Unsupported Request Error Status

ACS Violation Status

Uncorrectable Internal Error Status

MC Blocked TLP Status

AtomicOp Egress Blocked Status

TLP Prefix Blocked Error Status

Poisoned TLP Egress Blocked Status

Figure 7-124 Uncorrectable Error Status Register Table 7-100 Uncorrectable Error Status Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Undefined**- The value read from this bit is undefined. In previous versions of this  specification,this bit was used to indicate a Link Training Error. System software must  ignore the value read from this bit. System software is permitted to write any value to this bit. | Undefined | Undefined |
| 4 | **Data Link Protocol Error Status** | RW1CS | 0b |
| 5 | **Surprise Down Error Status** (Optional) | RW1CS | 0b |
| 12 | **Poisoned TLP Received** Status | RW1CS | 0b |
| 13 | **Flow Control Protocol Error Status** (Optional) | RW1CS | 0b |
| 14 | **Completion Timeout Status**150 | RW1CS | 0b |
| 15 | **Completer Abort Status** (Optional) | RW1CS | 0b |
| 16 | **Unexpected Completion Status** | RW1CS | 0b |
| 17 | **Receiver Overflow Status** (Optional) | RW1CS | 0b |
| 18 | **Malformed TLP Status** | RW1CS | 0b |
| 19 | **ECRC Error Status** (Optional) | RW1CS | 0b |
| 20 | **Unsupported Request Error Status** | RW1CS | 0b |



150. For Switch Ports, required if the Switch Port issues Non-Posted Requests on its own behalf (vs. only forwarding such Requests generated by other devices). If the Switch Port does not issue such Requests, then the Completion Timeout mechanism is not applicable and this bit must be hardwired to 0b.

Page 844

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 21 | **ACS Violation Status** (Optional) | RW1CS | 0b |
| 22 | **Uncorrectable Internal Error Status** (Optional) | RW1CS | 0b |
| 23 | **MC Blocked TLP Status** (Optional) | RW1CS | 0b |
| 24 | **AtomicOp Egress Blocked Status** (Optional) | RW1CS | 0b |
| 25 | **TLP Prefix Blocked Error Status** (Optional) | RW1CS | 0b |
| 26 | **Poisoned TLP Egress Blocked Status** (Optional) | RW1CS | 0b |

[**7.8.4.3**](7.8.4.3) **Uncorrectable Error Mask Register (Offset 08h)**

The [Uncorrectable Error Mask Register](#bookmark111)controls reporting of individual errors by the device Function to the PCI Express Root Complex via a PCI Express error Message. A masked error (respective bit Set in the mask register) is not recorded or reported in the Header Log,TLP Prefix Log, or First Error Pointer, and is not reported to the PCI Express Root Complex by this Function. Refer toSection 6.2for further details. There is a mask bit per error bit of the Uncorrectable Error Status register. Register fields for bits not implemented by the Function are hardwired to 0b.[Figure 7-125](#bookmark112)details the allocation of register fields of the[Uncorrectable Error Mask Register;](#bookmark111)[Table 7-101 pro](#bookmark113)vides the respective bit definitions.

|  |
| --- |
| 3 1 |
| RsvdP |

0

26

16

24

18

23

11 6

25

12

22

13

21

19

20

5

15

14

17

4

|  |
| --- |
| RsvdP |

|  |
| --- |
| 31 27 |
| RsvdP |

Undefined

Data Link Protocol Error Mask

Surprise Down Error Mask

Poisoned TLP Received Mask

Flow Control Protocol Error Mask

Completion Timeout Mask

Completer Abort Mask

Unexpected Completion Mask

Receiver Overflow Mask

Malformed TLP Mask

ECRC Error Mask

Unsupported Request Error Mask

ACS Violation Mask

Uncorrectable Internal Error Mask

MC Blocked TLP Mask

AtomicOp Egress Blocked Mask

TLP Prefix Blocked Error Mask

Poisoned TLP Egress Blocked Mask

Figure 7-125 Uncorrectable Error Mask Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-101 Uncorrectable Error Mask Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Undefined**- The value read from this bit is undefined. In previous versions of this  specification, this bit was used to mask a Link Training Error. System software must ignore the value read from this bit. System software must only write a value of 1b to this bit. | Undefined | Undefined |
| 4 | **Data Link Protocol Error Mask** | RWS | 0b |
| 5 | **Surprise Down Error Mask** (Optional) | RWS | 0b |
| 12 | **Poisoned TLP Received Mask** | RWS | 0b |
| 13 | **Flow Control Protocol Error Mask** (Optional) | RWS | 0b |
| 14 | **Completion Timeout Mask**151 | RWS | 0b |
| 15 | **Completer Abort Mask** (Optional) | RWS | 0b |
| 16 | **Unexpected Completion Mask** | RWS | 0b |
| 17 | **Receiver Overflow Mask** (Optional) | RWS | 0b |
| 18 | **Malformed TLP Mask** | RWS | 0b |
| 19 | **ECRC Error Mask** (Optional) | RWS | 0b |
| 20 | **Unsupported Request Error Mask** | RWS | 0b |
| 21 | **ACS Violation Mask** (Optional) | RWS | 0b |
| 22 | **Uncorrectable Internal Error Mask** (Optional) | RWS | 1b |
| 23 | **MC Blocked TLP Mask** (Optional) | RWS | 0b |
| 24 | **AtomicOp Egress Blocked Mask** (Optional) | RWS | 0b |
| 25 | **TLP Prefix Blocked Error Mask** (Optional) | RWS | 0b |
| 26 | **Poisoned TLP Egress Blocked Mask** (Optional) | RWS | 1b |

[**7.8.4.4**](7.8.4.4) **Uncorrectable Error Severity Register (Offset 0Ch)**

The [Uncorrectable Error Severity Register](#bookmark114)controls whether an individual error is reported as a Non-fatal or Fatal error. An error is reported as fatal when the corresponding error bit in the severity register is Set. If the bit is Clear, the

corresponding error is considered non-fatal. Refer toSection 6.2for further details. Register fields for bits not

implemented by the Function are hardwired to an implementation specific value.[Figure 7-126](#bookmark115)details the allocation of register fields of the[Uncorrectable Error Severity Register;](#bookmark114)[Table 7-102 pro](#bookmark116)vides the respective bit definitions.



151. For Switch Ports, required if the Switch Port issues Non-Posted Requests on its own behalf (vs. only forwarding such Requests generated by other devices). If the Switch Port does not issue such Requests, then the Completion Timeout mechanism is not applicable and this bit must be hardwired to 0b.



|  |
| --- |
| 3 1 |
| RsvdP |

0

23

18

12

16

25

11 6

26

24

19

13

20

21

22

4

5

14

15

17

|  |
| --- |
| RsvdP |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 31 27 |
| RsvdP |

Undefined

Data Link Protocol Error Severity

Surprise Down Error Severity

Poisoned TLP Received Severity

Flow Control Protocol Error Severity

Completion Timeout Error Severity

Completer Abort Error Severity

Unexpected Completion Error Severity

Receiver Overflow Severity

Malformed TLP Severity

ECRC Error Severity

Unsupported Request Error Severity

ACS Violation Severity

Uncorrectable Internal Error Severity

MC Blocked TLP Severity

AtomicOp Egress Blocked Severity

TLP Prefix Blocked Error Severity

Poisoned TLP Egress Blocked Severity

Figure 7-126 Uncorrectable Error Severity Register Table 7-102 Uncorrectable Error Severity Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Undefined**- The value read from this bit is undefined. In previous versions of this  specification, this bit was used to Set the severity of a Link Training Error. System software must ignore the value read from this bit. System software is permitted to write any value to this bit. | Undefined | Undefined |
| 4 | **Data Link Protocol Error Severity** | RWS | 1b |
| 5 | **Surprise Down Error Severity** (Optional) | RWS | 1b |
| 12 | **Poisoned TLP Received Severity** | RWS | 0b |
| 13 | **Flow Control Protocol Error Severity** (Optional) | RWS | 1b |
| 14 | **Completion Timeout Error Severity**152 | RWS | 0b |
| 15 | **Completer Abort Error Severity** (Optional) | RWS | 0b |
| 16 | **Unexpected Completion Error Severity** | RWS | 0b |
| 17 | **Receiver Overflow Severity** (Optional) | RWS | 1b |
| 18 | **Malformed TLP Severity** | RWS | 1b |
| 19 | **ECRC Error Severity** (Optional) | RWS | 0b |
| 20 | **Unsupported Request Error Severity** | RWS | 0b |



152. For Switch Ports, required if the Switch Port issues Non-Posted Requests on its own behalf (vs. only forwarding such Requests generated by other devices). If the Switch Port does not issue such Requests, then the Completion Timeout mechanism is not applicable and this bit must be hardwired to 0b.

Page 847

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 21 | **ACS Violation Severity** (Optional) | RWS | 0b |
| 22 | **Uncorrectable Internal Error Severity** (Optional) | RWS | 1b |
| 23 | **MC Blocked TLP Severity** (Optional) | RWS | 0b |
| 24 | **AtomicOp Egress Blocked Severity** (Optional) | RWS | 0b |
| 25 | **TLP Prefix Blocked Error Severity** (Optional) | RWS | 0b |
| 26 | **Poisoned TLP Egress Blocked Severity** (Optional) | RWS | 0b |

[**7.8.4.5**](7.8.4.5) **Correctable Error Status Register (Offset 10h)**

The Correctable Error Status register reports error status of individual correctable error sources on a PCI Express device Function. When an individual error status bit is Set, it indicates that a particular error occurred; software may clear an

error status by writing a 1b to the respective bit. Refer toSection 6.2for further details. Register bits not implemented by the Function are hardwired to 0b.[Figure 7-127](#bookmark117)details the allocation of register fields of the Correctable Error Status

register;[Table 7-103](#bookmark118)provides the respective bit definitions.

|  |
| --- |
| 5 1 |
| RsvdZ |

0

6

8

11 9

12

13

7

14

15

|  |
| --- |
| RsvdZ |

|  |
| --- |
| 31 16 |
| RsvdZ |

Receiver Error Status

Bad TLP Status

Bad DLLP Status

REPLAY\_NUM Rollover Status

Replay Timer Timeout Status

Advisory Non-Fatal Error Status

Corrected Internal Error Status

Header Log Overflow Status

Figure 7-127 Correctable Error Status Register Table 7-103 Correctable Error Status Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Receiver Error Status**153 | RW1CS | 0b |
| 6 | **Bad TLP Status** | RW1CS | 0b |
| 7 | **Bad DLLP Status** | RW1CS | 0b |
| 8 | **REPLAY\_NUM Rollover Status** | RW1CS | 0b |
| 12 | **Replay Timer Timeout Status** | RW1CS | 0b |
| 13 | **Advisory Non-Fatal Error Status** | RW1CS | 0b |



153. For historical reasons, implementation of this bit is optional. If not implemented, this bit must beRsvdZ, and bit 0 of the [Correctable Error Mask Register](#bookmark119) must

also not be implemented. Note that some checking for Receiver Errors is required in all cases (seeSection 4.2.1.1.3 ,Section 4.2.4.8 , andSection 4.2.6).

Page 848

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 14 | **Corrected Internal Error Status** (Optional) | RW1CS | 0b |
| 15 | **Header Log Overflow Status** (Optional) | RW1CS | 0b |

[**7.8.4.6**](7.8.4.6) **Correctable Error Mask Register (Offset 14h)**

The [Correctable Error Mask Register](#bookmark119)controls reporting of individual correctable errors by this Function to the PCI

Express Root Complex via a PCI Express error Message. A masked error (respective bit Set in the mask register) is not

reported to the PCI Express Root Complex by this Function. Refer toSection 6.2for further details. There is a mask bit per error bit in the Correctable Error Status register. Register fields for bits not implemented by the Function are hardwired to 0b.[Figure 7-128](#bookmark120)details the allocation of register fields of the[Correctable Error Mask Register;](#bookmark119)[Table 7-104 pro](#bookmark121)vides the respective bit definitions.

|  |
| --- |
| 11 9 |
| RsvdP |

0

6

8

12

13

5 1

7

14

15

|  |
| --- |
| RsvdP |

|  |
| --- |
| 31 16 |
| RsvdP |

Receiver Error Mask

Bad TLP Mask

Bad DLLP Mask

REPLAY\_NUM Rollover Mask

Replay Timer Timeout Mask

Advisory Non-Fatal Error Mask

Corrected Internal Error Mask

Header Log Overflow Mask

Figure 7-128 Correctable Error Mask Register Table 7-104 Correctable Error Mask Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Receiver Error Mask**154 | RWS | 0b |
| 6 | **Bad TLP Mask** | RWS | 0b |
| 7 | **Bad DLLP Mask** | RWS | 0b |
| 8 | **REPLAY\_NUM Rollover Mask** | RWS | 0b |
| 12 | **Replay Timer Timeout Mask** | RWS | 0b |
| 13 | **Advisory Non-Fatal Error Mask** - This bit is Set by default to enable compatibility with software that does not comprehend Role-Based Error Reporting. | RWS | 1b |
| 14 | **Corrected Internal Error Mask** (Optional) | RWS | 1b |
| 15 | **Header Log Overflow Mask** (Optional) | RWS | 1b |



154. For historical reasons, implementation of this bit is optional. If not implemented, this bit must beRsvdP, and bit 0 of the Correctable Error Status register must also not be implemented. Note that some checking for Receiver Errors is required in all cases (see Sections 4.2.1.1.3, <4.2.4.7>, and 4.2.6).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.8.4.7**](7.8.4.7)**Advanced Error Capabilities and Control Register (Offset 18h)**

[Figure 7-129](#bookmark122)details allocation of register fields in the Advanced Error Capabilities and Control register;[Table 7-105](#bookmark123) provides the respective bit definitions. Handling of multiple errors is discussed in Section 6.2.4.2 .

4 0

6

8

9

10

12

5

7

11

|  |
| --- |
| 31 13 |
| RsvdP |

First Error Pointer

ECRC Generation Capable

ECRC Generation Enable

ECRC Check Capable

ECRC Check Enable

Multiple Header Recording Capable

Multiple Header Recording Enable

TLP Prefix Log Present

Completion Timeout Prefix/Header Log Capable

Figure 7-129 Advanced Error Capabilities and Control Register Table 7-105 Advanced Error Capabilities and Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 4:0 | **First Error Pointer** - The First Error Pointer is a field that identifies the bit position of the first error reported in the Uncorrectable Error Status register. Refer toSection 6.2for further details. | ROS |
| 5 | **ECRC Generation Capable** - If Set, this bit indicates that the Function is capable of generating ECRC (see Section 2.7). | RO |
| 6 | **ECRC Generation Enable** - When Set, ECRC generation is enabled (see Section 2.7).  Functions that do not implement the associated mechanism are permitted to hardwire this bit to 0b. Default value of this bit is 0b. | RWS |
| 7 | **ECRC Check Capable** - If Set, this bit indicates that the Function is capable of checking ECRC (see Section 2.7). | RO |
| 8 | **ECRC Check Enable** - When Set, ECRC checking is enabled (see Section 2.7). Functions that do not implement the associated mechanism are permitted to hardwire this bit to 0b.  Default value of this bit is 0b. | RWS |
| 9 | **Multiple Header Recording Capable** - If Set, this bit indicates that the Function is capable of recording more than one error header. Refer toSection 6.2for further details. | RO |
| 10 | **Multiple Header Recording Enable** - When Set, this bit enables the Function to record more than one error header.  Functions that do not implement the associated mechanism are permitted to hardwire this bit to 0b. Default value of this bit is 0b. | RWS |
| 11 | **TLP Prefix Log Present** - If Set and the First Error Pointer is valid, indicates that the TLP Prefix Log  register contains valid information. If Clear or if First Error Pointer is invalid, the TLP Prefix Log register is undefined.  Default value of this bit is 0. This bit is RsvdP if the End-End TLP Prefix Supported bit is Clear. | ROS |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 12 | **Completion Timeout Prefix/Header Log Capable** - If Set, this bit indicates that the Function records the prefix/header of Request TLPs that experience a Completion Timeout error. | RO |

[**7.8.4.8**](7.8.4.8) **Header Log Register (Offset 1Ch)**

The [Header Log Register](#bookmark124)contains the header for the TLP corresponding to a detected error; refer toSection 6.2for

further details.Section 6.2also describes the conditions where the packet header is recorded. This register is 16 bytes and adheres to the format of the headers defined throughout this specification.

The header is captured such that, when read using DW accesses, the fields of the header are laid out in the same way the headers are presented in this document. Therefore, byte 0 of the header is located in byte 3 of the[Header Log Register,](#bookmark124) byte 1 of the header is in byte 2 of the[Header Log Register](#bookmark124)and so forth. For 12-byte headers, only bytes 0 through 11 of the [Header Log Register](#bookmark124)are used and values in bytes 12 through 15 are undefined.

In certain cases where a Malformed TLP is reported, the[Header Log Register](#bookmark124) may contain TLP Prefix information. See Section 6.2.4.4for details.

[Figure 7-130](#bookmark125)details allocation of register fields in the[Header Log Register;](#bookmark124)[Table 7-106 pro](#bookmark126)vides the respective bit definitions.

31 24 23 16 15 8 7 0

|  |  |  |  |
| --- | --- | --- | --- |
| Header Log Register (1st DW) | | | |
| Header Byte 0 | Header Byte 1 | Header Byte 2 | Header Byte 3 |
| Header Byte 4 | Header Log Register (2nd DW)  Header Byte 5  Header Byte 6 | | Header Byte 7 |
| Header Byte 8 | Header Log Register (3rd DW)  Header Byte 9  Header Byte 10 | | Header Byte11 |
| Header Byte 12 | Header Log Register (4th DW)  Header Byte 13  Header Byte 14 | | Header Byte 15 |

OM14549A

Figure 7-130 [Header Log Register](#bookmark124) Table 7-106 Header Log Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 127:0 | Header of TLP associated with error | ROS | 0 |

[**7.8.4.9**](7.8.4.9) **Root Error Command Register (Offset 2Ch)**

The [Root Error Command Register](#bookmark127)allows further control of Root Complex response to Correctable, Non-Fatal, and Fatal error Messages than the basic Root Complex capability to generate system errors in response to error Messages (either received or internally generated). Bit fields (see [Figure 7-131](#bookmark128)) enable or disable generation of interrupts (claimed by the Root Port or Root Complex Event Collector) in addition to system error Messages according to the definitions in [Table](#bookmark129)

[7-107 .](#bookmark130)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

For both Root Ports and Root Complex Event Collectors, in order for a received error Message or an internally generated error Message to generate an interrupt enabled by this register, the error Message must be enabled for “transmission” by the Root Port or Root Complex Event Collector (seeSection 6.2.4.1and Section 6.2.8.1).

31 3 2 1 0

|  |
| --- |
| RsvdP |

Correctable Error Reporting Enable Non-Fatal Error Reporting Enable Fatal Error Reporting Enable

Figure 7-131 Root Error Command Register Table 7-107 Root Error Command Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Correctable Error Reporting Enable** - When Set, this bit enables the generation of an interrupt  when a correctable error is reported by any of the Functions in the Hierarchy Domain associated with this Root Port.  Root Complex Event Collectors provide support for the above described functionality for RCiEPs.  Refer toSection 6.2for further details. | RW | 0b |
| 1 | **Non-Fatal Error Reporting Enable** - When Set, this bit enables the generation of an interrupt when a Non-fatal error is reported by any of the Functions in the Hierarchy Domain associated with this Root Port.  Root Complex Event Collectors provide support for the above described functionality for RCiEPs.  Refer toSection 6.2for further details. | RW | 0b |
| 2 | **Fatal Error Reporting Enable** - When Set, this bit enables the generation of an interrupt when a Fatal error is reported by any of the Functions in the Hierarchy Domain associated with this Root Port.  Root Complex Event Collectors provide support for the above described functionality for RCiEPs.  Refer toSection 6.2for further details. | RW | 0b |

System error generation in response to PCI Express error Messages may be turned off by system software using the PCI Express Capability structure described inSection 7.5.3when advanced error reporting via interrupts is enabled. Refer to Section 6.2for further details.

[**7.8.4.10**](7.8.4.10) **Root Error Status Register (Offset 30h)**

The [Root Error Status Register](#bookmark131) reports status of error Messages (ERR\_COR,ERR\_NONFATAL, and ERR\_FATAL) received by the Root Port, and of errors detected by the Root Port itself (which are treated conceptually as if the Root Port had sent an error Message to itself). In order to update this register, error Messages received by the Root Port and/or internally

generated error Messages must be enabled for “transmission” by the primary interface of the Root Port.ERR\_NONFATAL and ERR\_FATAL Messages are grouped together as uncorrectable. Each correctable and uncorrectable (Non-fatal and

Fatal) error source has a first error bit and a next error bit associated with it respectively. When an error is received by a Root Complex, the respective first error bit is Set and the Requester ID is logged in the [Error Source Identification](#bookmark132)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[Register](#bookmark133). A Set individual error status bit indicates that a particular error category occurred; software may clear an error status by writing a 1b to the respective bit. If software does not clear the first reported error before another error

Message is received of the same category (correctable or uncorrectable), the corresponding next error status bit will be set but the Requester ID of the subsequent error Message is discarded. The next error status bits may be cleared by

software by writing a 1b to the respective bit as well. Refer toSection 6.2for further details. This register is updated

regardless of the settings of the Root Control register and the [Root Error Command Register.](#bookmark127)[Figure 7-132 det](#bookmark134)ails

allocation of register fields in the[Root Error Status Register;](#bookmark131)[Table 7-108 pro](#bookmark135)vides the respective bit definitions. Root

Complex Event Collectors provide support for the above-described functionality for RCiEPs (and for the Root Complex

Event Collector itself). In order to update this register, error Messages received by the Root Complex Event Collector from its associated RCiEPs and/or internally generated error Messages must be enabled for “transmission” by the Root

Complex Event Collector.

0

2

3

6

8 7

9

26

1

4

5

|  |
| --- |
| RsvdZ |

|  |
| --- |
| 31 27 |
|  |

ERR\_COR Received

Multiple ERR\_COR Received

ERR\_FATAL/NONFATAL Received

Multiple ERR\_FATAL/NONFATAL Received

First Uncorrectable Fatal

Non-Fatal Error Messages Received

Fatal Error Messages Received

ERR\_COR Subclass

Advanced Error Interrupt Message Number

Figure 7-132 Root Error Status Register Table 7-108 Root Error Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **ERR\_COR Received**- Set when a Correctable error Message is received and this bit is not already Set. Default value of this bit is 0b. | RW1CS |
| 1 | **Multiple ERR\_COR Received**- Set when a Correctable error Message is received and [ERR\_COR Received](#bookmark136) is already Set.  Default value of this bit is 0b. | RW1CS |
| 2 | **ERR\_FATAL/NONFATAL Received**- Set when either a Fatal or a Non-fatal error Message is received and this bit is not already Set.  Default value of this bit is 0b. | RW1CS |
| 3 | **Multiple ERR\_FATAL/NONFATAL Received**- Set when either a Fatal or a Non-fatal error is received and [ERR\_FATAL/NONFATAL Received](#bookmark137)is already Set.  Default value of this bit is 0b. | RW1CS |
| 4 | **First Uncorrectable Fatal**- Set when the first Uncorrectable error Message received is for a Fatal error. Default value of this field is 0b. | RW1CS |
| 5 | **Non-Fatal Error Messages Received**- Set when one or more Non-Fatal Uncorrectable error Messages have been received.  Default value of this bit is 0b. | RW1CS |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 6 | **Fatal Error Messages Received**- Set when one or more Fatal Uncorrectable error Messages have been received.  Default value of this bit is 0b. | RW1CS |
| 8:7 | **ERR\_COR Subclass** - If the Function is ERR\_COR Subclass capable and the [ERR\_COR Received](#bookmark136)bit is not already Set, this field is loaded with the value of theERR\_COR Subclassfield in the receivedERR\_COR Message. See Section 2.2.8.3. The value in this field is only valid when the [ERR\_COR Received](#bookmark136) bit is Set. If the Function is not ERR\_COR Subclass capable, this field is Reserved.  If the Function is ERR\_COR Subclass capable and a SIG\_SFWERR\_COR Message is received, system  firmware should be signaled using a system-specific mechanism. Default value of this field is 00b. | ROS/RsvdZ |
| 31:27 | **Advanced Error Interrupt Message Number** - This register indicates which MSI/MSI-X vector is used for the interrupt message generated in association with any of the status bits of this Capability.  For MSI, the value in this register indicates the offset between the base Message Data and the interrupt message that is generated. Hardware is required to update this field so that it is correct if the number of MSI Messages assigned to the Function changes when software writes to the Multiple Message  Enable field in the Message Control Register for MSI.  For MSI-X, the value in this register indicates which MSI-X Table entry is used to generate the interrupt message. The entry must be one of the first 32 entries even if the Function implements more than 32 entries. For a given MSI-X implementation, the entry must remain constant.  If both MSI and MSI-X are implemented, they are permitted to use different vectors, though software is permitted to enable only one mechanism at a time. If MSI-X is enabled, the value in this register must indicate the vector for MSI-X. If MSI is enabled or neither is enabled, the value in this register must  indicate the vector for MSI. If software enables both MSI and MSI-X at the same time, the value in this register is undefined. | RO |

[**7.8.4.11**](7.8.4.11) **Error Source Identification Register (Offset 34h)**

The [Error Source Identification Register](#bookmark133) identifies the source (Requester ID) of first correctable and uncorrectable

(Non-fatal/Fatal) errors reported in the[Root Error Status Register](#bookmark131). Refer toSection 6.2for further details. This register is updated regardless of the settings of the Root Control register and the [Root Error Command Register.](#bookmark127)[Figure 7-133](#bookmark138)

details allocation of register fields in the [Error Source Identification Register;](#bookmark133)[Table 7-109 pro](#bookmark139)vides the respective bit definitions.

31 16  15 0 

 ERR\_COR Source Identification



ERR\_FATAL/NONFATAL Source Identification

Figure 7-133 Error Source Identification Register Table 7-109 Error Source Identification Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **ERR\_COR Source Identification** - Loaded with the Requester ID indicated in the received ERR\_COR Message when the ERR\_COR Received bit is not already set. | ROS |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Default value of this field is 0000h. |  |
| 31:16 | **ERR\_FATAL/NONFATAL Source Identification** - Loaded with the Requester ID indicated in the received ERR\_FATALor ERR\_NONFATALMessage when the [ERR\_FATAL/NONFATAL Received](#bookmark137)bit is not already set. Default value of this field is 0000h. | ROS |

[**7.8.4.12**](7.8.4.12) **TLP Prefix Log Register (Offset 38h)**

The [TLP Prefix Log Register](#bookmark140)captures the End-End TLP Prefix(s) for the TLP corresponding to the detected error; refer to Section 6.2for further details. The [TLP Prefix Log Register](#bookmark140)is only meaningful when the TLP Prefix Log Present bit is Set (see [Section 7.8.4.7)](#bookmark122).

The TLP Prefixes are captured such that, when read using DW accesses, the fields of the TLP Prefix are laid out in the

same way the fields of the TLP Prefix are described. Therefore, byte 0 of a TLP Prefix is located in byte 3 of the associated [TLP Prefix Log Register](#bookmark140); byte 1 of a TLP Prefix is located in byte 2; and so forth.

The First[TLP Prefix Log Register](#bookmark140)contains the first End-End TLP Prefix from the TLP (see Section 6.2.4.4). The Second [TLP](#bookmark140) [Prefix Log Register](#bookmark140)contains the second End-End TLP Prefix and so forth. If the TLP contains fewer than four End-End TLP Prefixes, the remaining[TLP Prefix Log Regis](#bookmark140)ters contain zero. ATLP that contains more End-End TLP Prefixes than are

indicated by the Function’s Max End-End TLP Prefixes field must be handled as an error (seeSection 2.2.10.2for

specifics). To allow software to detect this condition, the supported number of End-End TLP Prefixes are logged in this register, the first overflow End-End TLP Prefix is logged in the first DW of the Header Log register and the remaining DWs of the Header Log register are undefined (see Section 6.2.4.4).

The [TLP Prefix Log Register](#bookmark140)s beyond the number supported by the Function are hardwired to zero. For example, if a Functions, Max End-End TLP Prefixes field contains 10b (indicating 2 DW of buffering) then the third and fourth[TLP](#bookmark140) [Prefix Log Regis](#bookmark140)ters are hardwired to zero. If the End-End TLP Prefix Supported bit (Section 7.5.3.15) is Clear, the [TLP](#bookmark140) [Prefix Log Register](#bookmark140)is not required to be implemented.

Byte Offset

31 24 23 16 15 8 7 0

38h

3Ch

40h

44h

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| First TLP Prefix Log Register | | | | | |
| Byte | 0 | Byte 1 | Byte 2 | Byte | 3 |
| Byte | 0 | Second TLP Prefix Log Register Byte 1  Byte 2 | | Byte | 3 |
| Byte | 0 | Third TLP Prefix Log Register  Byte 1  Byte 2 | | Byte | 3 |
| Byte | 0 | Fourth TLP Prefix Log Register Byte 1  Byte 2 | | Byte | 3 |

A-0785

Figure 7-134 [TLP Prefix Log Register](#bookmark140) Table 7-110 TLP Prefix Log Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 127:0 | TLP Prefix Log | ROS | 0 |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**7.8.5 Enhanced Allocation Capability Structure (EA)**

Each function that supports the Enhanced Allocation mechanism must implement the Enhanced Allocation capability structure.

Each field is defined in the following sections. Reserved registers must return 0 when read and write operations must have no effect. Read-only registers return valid data when read, and write operations must have no effect.

[**7.8.5.1**](7.8.5.1) **Enhanced Allocation Capability First DW (Offset 00h)**

The first DW of the Enhanced Allocation capability is illustrated in [Figure 7-135 ,](#bookmark141) and is documented in [Table 7-111 .](#bookmark142)

31 22

 15 8

21 16

 7 0 

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| RsvdP | Num Entries |  | | Capability ID |
|  | | |  | |

Next Capability Pointer

Figure 7-135 First DW of Enhanced Allocation Capability Table 7-111 First DW of Enhanced Allocation Capability

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Capability ID** - Must be set to 14h to indicate Enhanced Allocation capability. This field is read only. | HwInit |
| 15:8 | **Next Capability Pointer** - Pointer to the next item in the capabilities list. Must be NULL for the final item in the list. This field is read only. | HwInit |
| 21:16 | **Num Entries** - Number of entries following the first DW of the capability. Value of 00 0000b is permitted and means there are no entries.  This field is read only. | HwInit |

[**7.8.5.2**](7.8.5.2) **Enhanced Allocation Capability Second DW (Offset 04h)**

**[Type 1 Functions Only]**

ForType 1 Functionsonly, there is a second DW in the capability, preceding the first entry. This second DW must be included in the Enhanced Allocation Capability whenever this capability is implemented in aType 1 Function. The second DW of the Enhanced Allocation capability is illustrated in [Figure 7-136 ,](#bookmark143) and is documented in [Table 7-112 .](#bookmark144)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

31

0

8

16

7

15

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

Fixed Secondary Bus Number Fixed Subordinate Bus Number

Figure 7-136 Second DW of Enhanced Allocation Capability Table 7-112 Second DW of Enhanced Allocation Capability

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Fixed Secondary Bus Number** - If at least one Function that uses EA is located behind this Function, then this field must be set to indicate the Bus Number for the secondary interface of this Function. If no  Function that uses EA is located behind this Function, then this field must be set to 00h. | HwInit |
| 15:8 | **Fixed Subordinate Bus Number** - If at least one Function that uses EA is located behind this Function, then this field must be set to indicate the the highest Bus Number below this Function. If no Function that uses-EA is located behind this Function, then this field must be set to 00h. | HwInit |

[**7.8.5.3**](7.8.5.3) **Enhanced Allocation Per-Entry Format (Offset 04h or 08h)**

An Enhanced Allocation Entry consists of a First DW followed by between 2 and 4 DW of Base / MaxOffset information.

• ForType 0 Functions, Enhanced Allocation Entries start at offset 04h of this capability.

• ForType 1 Functions, Enhanced Allocation Entries start at offset 08h of this capability.

• Subsequent Enhanced Allocation Entries immediately follow each other.

The first DW of each entry in the Enhanced Allocation capability is illustrated in [Figure 7-137 ,](#bookmark145) and is defined in [Table](#bookmark146) [7-113 .](#bookmark147)

|  |
| --- |
| 15 8 |
|  |

2 0

3

29 24

30

31

7 4

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

|  |
| --- |
| 23 16 |
|  |

Entry Size (ES)

RsvdP

BAR Equivalent Indicator (BEI)

Primary Properties

Secondary Properties

Writable (W)

Enable (E)

Figure 7-137 First DW of Each Entry for Enhanced Allocation Capability

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-113 First DW of Each Entry for Enhanced Allocation Capability

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 2:0 | **Entry Size (ES)** - Number of DW following the initial DW in this entry.  When processing this capability, software is required to use the value in this field to determine the size of this entry, and if this entry is not the final entry, the start of the following entry in the capability. This requirement must be strictly followed by software, even if the indicated entry size does not correspond to any entry defined in this specification.  Value of 000b indicates only the first DW (containing the Entry Size field) is included in the entry. | HwInit |
| 7:4 | **BAR Equivalent Indicator (BEI)** - This field indicates the equivalent BAR for this entry. Specific rules for use of this field are given in the text following this table.   |  |  | | --- | --- | | BEI Value | Description | | 0 | Entry is equivalent to BAR at location 10h | | 1 | Entry is equivalent to BAR at location 14h | | 2 | Entry is equivalent to BAR at location 18h | | 3 | Entry is equivalent to BAR at location 1Ch | | 4 | Entry is equivalent to BAR at location 20h | | 5 | Entry is equivalent to BAR at location 24h | | 6 | Permitted to be used by a Function with a Type 1 Configuration Space Headeronly, optionally used to indicate a resource that is located behind the Function | | 7 | Equivalent Not Indicated | | 8 | Expansion ROM Base Address | | 9-14 | Entry relates to VF BARs 0-5 respectively | | 15 | Reserved - Software must treat values in this range as “Equivalent Not Indicated” | | HwInit |
| 15:8 | **Primary Properties** - Indicates the entry properties as defined in [Table 7-114 .](#bookmark148) | HwInit |
| 23:16 | **Secondary Properties** - Optionally used to indicate a different but compatible entry property, using properties as defined in [Table 7-114 .](#bookmark149) | HwInit |
| 30 | **Writable (W)** - The value 1b indicates that the [Base](#bookmark150)and [MaxOffset](#bookmark151)fields for this entry areRWand that the Field Size bits for this entry are either RWor HwInit. The value 0b indicates those fields areHwInit. See [Table 7-114f](#bookmark152)or additional requirements on the value of this field. | HwInit |
| 31 | **Enable (E)** - 1b indicates this entry is enabled, 0b indicates this entry is disabled.  If system software disables this entry, the resource indicated must still be associated with this function, and it is not permitted to reallocate this resource to any other entity.  This field is permitted to be implemented as HwInitfor functions that require the allocation of the  associated resource, or asRWfor functions that can allow system software to disable this resource, for example if BAR mechanisms are to be used instead of this resource. | RW/HwInit |

Rules for use of BEI field:



Page 858

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• A Type 0 Functionis permitted to use EA to allocate resources for itself, and such resources must indicate a BEI value of 0-5, 7 or 8.

• A Physical Function (Type 0 Functionthat supports SR-IOV) is permitted to use EA to allocate resources for its associated Virtual Functions, and such resources must indicate a BEI value of 9-14.

• A Type 1 Function (bridge) is permitted to use EA to allocate resources for itself, and such resources must indicate a BEI value of 0, 1 or 7.

• A Type 1 Functionis permitted but not required to indicate resources mapped behind that Function, but if such resources are indicated by the Type 1 Function, the entry must indicate a BEI value of 6.

• For a 64-bitBase Address Register, the BEI indicates the equivalent BAR location for lower DWORD.

• For Memory BARs where the Primary or Secondary Properties is 00h or 01h, it is permitted to assign the same BEI in the range of 0 to 5 once for a range where [Base](#bookmark153)+[MaxOffset](#bookmark154)is below 4 GB, and again for a range where [Base](#bookmark155)+[MaxOffset](#bookmark156)is greater than 4 GB; It is not otherwise permitted to assign the same BEI in the range 0 to 5 for more than one entry.

• ForVirtual Function BARs where the Primary or Secondary Properties is 03h or 04h it is permitted to assign the same BEI in the range of 9 to 14 once for a range where [Base](#bookmark157)+[MaxOffset](#bookmark158)is below 4 GB, and again for a range where [Base](#bookmark159)+[MaxOffset](#bookmark160)is greater than 4 GB; It is not otherwise permitted to assign the same BEI in the range 9 to 14 for more than one VF entry.

• For all cases where two entries with the same BEI are permitted, Software must enable use of only one of the two ranges at a time for a given Function.

• It is permitted for an arbitrary number of entries to assign a BEI of 6 or 7.

• At most one entry is permitted with a BEI of 8; if such an entry is present, behavior of the Expansion ROM Base Address Register is changed (see Section 7.5.1.2.4).

• ForType 1 Functions, BEI values 2 through 5 are reserved.

[Figure 7-138](#bookmark161)illustrates the format of a complete Enhanced Allocation entry for a Type 0 Function. For the[Base](#bookmark162)and [MaxOffset](#bookmark163)fields, bit 1 indicates if the field is a 32b (0) or 64b (1) field.

2 0

3

30

31

7 4

15 8

29 24

RsvdP

Primary Properties

|  |
| --- |
|  |
| BEI |

|  |
| --- |
| Entry Size |

|  |
| --- |
| R |

|  |
| --- |
| W |

|  |
| --- |
| E |

|  |
| --- |
| R |

|  |
| --- |
| S |

S – Field Size 0: 32b

1: 64b

MaxOffset[31:2] S R

|  |
| --- |
| Base[31:2] |

23 16

Secondary Properties

|  |
| --- |
| Base[63:32] |

|  |
| --- |
| MaxOffset[63:32] |

Figure 7-138 Format of Entry for Enhanced Allocation Capability

The value in the **Base** field ([63:2] or [31:2]) indicates the DW address of the start of the resource range. Bits [1:0] of the address are not included in the [Base](#bookmark162)field,and must always be interpreted as 00b.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

The value in the [Base](#bookmark153)field plus the value in the **MaxOffset** field ([63:2] or [31:2]) indicates the address of the last included DW of the resource range. Bits [1:0] of the [MaxOffset](#bookmark154)are not included in the [MaxOffset](#bookmark154)field, and must always be

interpreted as 11b.

For the[Base](#bookmark153)and [MaxOffset](#bookmark154)fields, when bits [63:32] are not provided then those bits must be interpreted as all 0’s.

Although it is permitted for a Type 0 Functionto indicate the use of a range that is not naturally aligned and/or not a

power of two in size, some system software may fail if this is done. Particularly for ranges that are mapped to legacy

BARs by indicating a BEI in the range of 0 to 5, it is strongly recommended that the [Base](#bookmark153)and [MaxOffset](#bookmark154)fields for a Type 0 Function indicate a naturally aligned region.

The Primary Properties[7:0] field must be set by hardware to identify the type of resource indicated by the entry. It is

strongly recommended that hardware set the Secondary Properties[7:0] to indicate an alternate resource type which can be used by software when the Primary Properties[7:0] field value is not comprehended by that software, for example

when older system software is used with new hardware that implements resources using a value for Primary Properties that was reserved at the time the older system software was implemented. When this is done, hardware must ensure

that software operating using the resource according to the value indicated in the Secondary Properties field will operate in a functionally correct way, although it is not required that this operation will result in optimal system performance or behavior.

The Primary Properties[7:0] and Secondary Properties[7:0] fields are defined in [Table 7-114 .](#bookmark165) This table also defines

whether or not the entry is permitted to be writeable. The Writeable bit in any entry must be 0b unless both the Primary and Secondary properties of that entry allow otherwise.

Table 7-114 Enhanced Allocation Entry Field Value Definitions for both the Primary Properties and Secondary Properties Fields

|  |  |  |
| --- | --- | --- |
| Value (h) | Resource Definition | Writeable permitted |
| 00 | Memory Space, Non-Prefetchable. | No |
| 01 | Memory Space, Prefetchable. | No |
| 02 | I/OSpace. | No |
| 03 | For use only by Physical Functionsto indicate resources for Virtual Function use, Memory Space, Prefetchable. | No |
| 04 | For use only by Physical Functionsto indicate resources for Virtual Function use, Memory Space, Non-Prefetchable. | No |
| 05 | For use only by Type 1 Functionsto indicate Memory, Non-Prefetchable, for Allocation Behind that Bridge. | No |
| 06 | For use only by Type 1 Functionsto indicate Memory, Prefetchable, for Allocation Behind that Bridge. | No |
| 07 | For use only by Type 1 Functionsto indicate I/O Space for Allocation Behind that Bridge. | No |
| 08-FC | Reserved for future use; System firmware/software must not write to this entry, and must not attempt to interpret this entry or to use this resource.  When software reads a Primary Properties value that is within this range, is it strongly recommended that software treat this resource according to the value in the Secondary Properties field, if that field contains a non-reserved value. | Yes |
| FD | Memory Space Resource Unavailable For Use - - System firmware/software must not write to this entry, and must not attempt to use the resource described by this entry for any purpose. | No |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Value (h) | Resource Definition | Writeable permitted |
| FE | I/O Space Resource Unavailable For Use - - System firmware/software must not write to this entry, and must not attempt to use the resource described by this entry for any purpose. | No |
| FF | Entry Unavailable For Use - System firmware/software must not write to this entry, and must not attempt to interpret this entry as indicating any resource.  It is strongly recommended that hardware use this value in the Secondary Properties field to indicate that for proper operation, the hardware requires the use of the resource definition indicated in the Primary  Properties field . | No |

The following figures illustrate the layout of Enhanced Allocation entries for various cases.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 30  29 | | |  | 24 23 | |  | 16 15 | |  | 8 | 7    4  3  2 | | |  | 0 |  |
| E | W | RsvdP | | | Secondary Properties | | | Primary Properties | | | BEI | R | 1 0 0 | | |  |
|  |
| Base[31:2] | | | | | | | | | | | | | | 1 | R |  |
|  |
| MaxOffset[31:2] | | | | | | | | | | | | | | 1 | R |  |
|  |
| Base[63:32] | | | | | | | | | | | | | | | |  |
|  |
| MaxOffset[63:32] | | | | | | | | | | | | | | | |  |
|  |
|  | | | | | | | | | | | | | | | |  |

Figure 7-139 Example Entry with 64b [Base](#bookmark150)and 64b [MaxOffset](#bookmark151)

0

31 30 3 2

7 4

15 8

29 24

RsvdP

Primary Properties

|  |
| --- |
|  |
| BEI |

|  |
| --- |
| 0 1 1 |

|  |
| --- |
| R |

|  |
| --- |
| W |

|  |
| --- |
| E |

|  |
| --- |
| 1 |

|  |
| --- |
| R |

|  |
| --- |
| R |

|  |
| --- |
| 0 |

|  |
| --- |
| Base[31:2] |

23 16

Secondary Properties

|  |
| --- |
| MaxOffset[31:2] |

|  |
| --- |
| Base[63:32] |

Figure 7-140 Example Entry with 64b [Base](#bookmark150)and 32b [MaxOffset](#bookmark151)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

0

31 30 3 2

7 4

15 8

29 24

RsvdP

Primary Properties

|  |
| --- |
|  |
| BEI |

|  |
| --- |
| 0 1 1 |

|  |
| --- |
| R |

|  |
| --- |
| W |

|  |
| --- |
| E |

|  |
| --- |
| R |

|  |
| --- |
| 0 |

|  |
| --- |
| Base[31:2] |

23 16

Secondary Properties

MaxOffset[31:2] 1 R

|  |
| --- |
| MaxOffset[63:32] |

Figure 7-141 Example Entry with 32b[Base](#bookmark164)and 64b [MaxOffset](#bookmark163)

31 30 3 2

|  |  |
| --- | --- |
| 0 |  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |

7 4

29 24

RsvdP

15 8

Primary Properties

|  |
| --- |
|  |
| BEI |

|  |
| --- |
| 0 1 0 |

|  |
| --- |
| R |

|  |
| --- |
| W |

|  |
| --- |
| E |

|  |
| --- |
| R |

|  |
| --- |
| 0 |

|  |
| --- |
| Base[31:2] |

23 16

Secondary Properties

MaxOffset[31:2] 0 R

Figure 7-142 Example Entry with 32b[Base](#bookmark162)and 32b [MaxOffset](#bookmark163)

**7.8.6 Resizable BAR Extended Capability**

The [Resizable BAR Extended Capability](#bookmark166)is an optional capability that allows hardware to communicate resource sizes, and system software, after determining the optimal size, to communicate this optimal size back to the hardware.

Hardware communicates the resource sizes that are acceptable for operation via the Resizable BAR Capability and Control registers. Hardware must support at least one size in the range from 1 MB to 512 GB.

**IMPLEMENTATION NOTE**

Resizable BAR Backward Compatibility With Software

The [Resizable BAR Extended Capability](#bookmark166)initially supported 20 sizes, ranging from 1 MB to 512 GB,and was later expanded with 16 larger sizes. The hardware requirement to support at least one of the initial sizes ensures

backward compatibility with software that comprehends only the initial sizes.



Software determines, through a proprietary mechanism, what the optimal size is for the resource, and programs that

size via the BAR Size field of the Resizable BAR Control register. Hardware immediately reflects the size inference in the read-only bits of the appropriate Base Address register. Hardware must Clear any bits that change from RWto read-only, so that subsequent reads return zero. Software must clear the Memory Space Enable bit in the Command register before

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

writing the BAR Size field. After writing the BAR Size field, the contents of the corresponding BAR are undefined. To ensure that it contains a valid address after resizing the BAR, system software must reprogram the BAR, and Set the Memory Space Enable bit (unless the resource is not allocated).

The Resizable BAR Capability and Control registers are permitted to indicate the ability to operate at 4 GB or greater only if the associated BAR is a 64-bit BAR.

This capability is applicable to Functions that have Base Address registers only. It is strongly recommended that a Function not advertise any supported BAR sizes that are larger than the space it would effectively utilize if allocated.

**IMPLEMENTATION NOTE**

Using the Capability During Resource Allocation

System software that allocates resources can use this capability to resize the resources inferred by the Function’s BAR’s read-only bits. Previous versions of this software determined the resource size by writing FFFFh to the BAR, reading back the value, and determining the size by the number of bits that are Set. Following this, the base

address is written to the BAR.

System software uses this capability in place of the above mentioned method of determining the resource size, and prior to assigning the base address to the BAR. Potential usable resource sizes are reported by the Function via its Resizable BAR Capability and Control registers. It is intended that the software allocate the largest of the reported sizes that it can, since allocating less address space than the largest reported size can result in lower performance. Software then writes the size to the Resizable BAR Control register for the appropriate BAR for the Function. Following this, the base address is written to the BAR.

For interoperability reasons, it is possible that hardware will set the default size of the BAR to a low size; that is, a size lower than the largest reported in the Resizable BAR Capability and Control registers. Software that does not use this capability to size resources will likely result in sub-optimal resource allocation, where the resources are smaller than desirable, or not allocatable because there is no room for them.

With the Resizable BAR capability, the amount of address space consumed by a device can change. In a resource constrained environment, the allocation of more address space to a device may result in allocation of less of the address space to other memory-mapped hardware, like system RAM. System software responsible for allocating resources in this kind of environment is recommended to distribute the limited address space appropriately.



The Resizable BAR Capability structure defines a PCI Express Extended Capability, which is located in PCI Express

Extended Configuration Space, that is, above the first 256 bytes, and is shown below in [Figure 7-143 .](#bookmark167) This structure

allows devices with this capability to be identified and controlled. A Capability and a Control register is implemented for each BAR that is resizable. Since a maximum of six BARs may be implemented by any Function, the Resizable BAR

Capability structure can range from 12 bytes long (for a single BAR) to 52 bytes long (for all six BARs).



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | |
|  | | Resizable BAR Capability Register (0) | |  | |
| Resizable BAR Control Register (0) | | | | | |
|  | | Resizable BAR Capability Register (1) | |  | |
| Resizable BAR Control Register (1) | | | | | |
| ... | | | | | |

Figure 7-143 [Resizable BAR Extended Capability](#bookmark166)

Byte Offset +000h

+004h +008h +00Ch +010h +014h

[**7.8.6.1**](7.8.6.1) **Resizable BAR Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-144 Resizable BAR Extended Capability Header Table 7-115 Resizable BAR Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the extended capability.  The PCI Express Extended Capability ID for the Resizable BAR Capability is 0015h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities. | RO |

[**7.8.6.2**](7.8.6.2) **Resizable BAR Capability Register**

For backward compatibility with software, hardware must Set at least one bit in the range from 4 to 23. See the associated Implementation Note in [Section 7.8.6 .](#bookmark166)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4

|  |
| --- |
| 3 0 |
| RsvdP |



Function supports 1 MB BAR Function supports 2 MB BAR Function supports 4 MB BAR Function supports 8 MB BAR Function supports 16 MB BAR Function supports 32 MB BAR Function supports 64 MB BAR Function supports 128 MB BAR Function supports 256 MB BAR Function supports 512 MB BAR Function supports 1 GB BAR Function supports 2 GB BAR Function supports 4 GB BAR Function supports 8 GB BAR Function supports 16 GB BAR Function supports 32 GB BAR Function supports 64 GB BAR Function supports 128 GB BAR Function supports 256 GB BAR Function supports 512 GB BAR Function supports 1 TB BAR

Function supports 2 TB BAR Function supports 4 TB BAR Function supports 8 TB BAR Function supports 16 TB BAR Function supports 32 TB BAR Function supports 64 TB BAR Function supports 128 TB BAR

Figure 7-145 Resizable BAR Capability Register Table 7-116 Resizable BAR Capability Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 4 | **Function supports 1 MB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 1 MB (220 bytes) | RO |
| 5 | **Function supports 2 MB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 2 MB (221 bytes) | RO |
| 6 | **Function supports 4 MB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 4 MB (222 bytes) | RO |
| 7 | **Function supports 8 MB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 8 MB (223 bytes) | RO |
| 8 | **Function supports 16 MB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 16 MB (224 bytes) | RO |



Page 865

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 9 | **Function supports 32 MB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 32 MB (225 bytes) | RO |
| 10 | **Function supports 64 MB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 64 MB (226 bytes) | RO |
| 11 | **Function supports 128 MB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 128 MB (227 bytes) | RO |
| 12 | **Function supports 256 MB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 256 MB (228 bytes) | RO |
| 13 | **Function supports 512 MB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 512 MB (229 bytes) | RO |
| 14 | **Function supports 1 GB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 1 GB (230 bytes) | RO |
| 15 | **Function supports 2 GB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 2 GB (231 bytes) | RO |
| 16 | **Function supports 4 GB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 4 GB (232 bytes) | RO |
| 17 | **Function supports 8 GB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 8 GB (233 bytes) | RO |
| 18 | **Function supports 16 GB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 16 GB (234 bytes) | RO |
| 19 | **Function supports 32 GB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 32 GB (235 bytes) | RO |
| 20 | **Function supports 64 GB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 64 GB (236 bytes) | RO |
| 21 | **Function supports 128 GB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 128 GB (237 bytes) | RO |
| 22 | **Function supports 256 GB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 256 GB (238 bytes) | RO |
| 23 | **Function supports 512 GB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 512 GB (239 bytes) | RO |
| 24 | **Function supports 1 TB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 1 TB (240 bytes) | RO |
| 25 | **Function supports 2 TB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 2 TB (241 bytes) | RO |
| 26 | **Function supports 4 TB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 4 TB (242 bytes) | RO |



Page 866



31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 8 7 5 4 3 2 0

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| BAR Size |

|  |
| --- |
|  |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 27 | **Function supports 8 TB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 8 TB (243 bytes) | RO |
| 28 | **Function supports 16 TB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 16 TB (244 bytes) | RO |
| 29 | **Function supports 32 TB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 32 TB (245 bytes) | RO |
| 30 | **Function supports 64 TB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 64 TB (246 bytes) | RO |
| 31 | **Function supports 128 TB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 128 TB (247 bytes) | RO |

[**7.8.6.3**](7.8.6.3) **Resizable BAR Control Register**

BAR Index

RsvdP

Number of Resizable BARs

RsvdP

Function supports 256 TB BAR Function supports 512 TB BAR Function supports 1 PB BAR Function supports 2 PB BAR Function supports 4 PB BAR Function supports 8 PB BAR Function supports 16 PB BAR Function supports 32 PB BAR Function supports 64 PB BAR Function supports 128 PB BAR Function supports 256 PB BAR Function supports 512 PB BAR Function supports 1 EB BAR Function supports 2 EB BAR Function supports 4 EB BAR Function supports 8 EB BAR

Figure 7-146 Resizable BAR Control Register Table 7-117 Resizable BAR Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 2:0 | **BAR Index**- This encoded value points to the beginning of the BAR.  **0** BAR located at offset 10h | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | **1** BAR located at offset 14h  **2** BAR located at offset 18h  **3** BAR located at offset 1Ch  **4** BAR located at offset 20h  **5** BAR located at offset 24h  **Others** All other encodings are Reserved.  For a 64-bit Base Address register, the BAR Index indicates the lower DWORD. This value indicates which BAR supports a negotiable size. | |  |
| 7:5 | **Number of Resizable BARs** - Indicates the total number of resizable BARs in the capability structure for the Function. See [Figure 7-143 .](#bookmark167)  The value of this field must be in the range of 01h to 06h. The field is valid in Resizable BAR Control register (0) (at offset 008h),and is RsvdPfor all others. | | RO/RsvdP |
| 13:8 | **BAR Size** - This is an encoded value. | | RW |
| **0**  **1**  **2**  **3** | 1 MB (220 bytes)  2 MB (221 bytes)  4 MB (222 bytes)  8 MB (223 bytes) |
| …  **43** | 8 EB (263 bytes) |
| The default value of this field is equal to the default size of the address space that the BAR resource is requesting via the BAR’s read-only bits. For backward compatibility with software, the default value must be in the range from 0 to 19.  When this register field is programmed, the value is immediately reflected in the size of the resource, as encoded in the number of read-only bits in the BAR.  Software must only write values that correspond to those indicated as supported in the Resizable BAR Capability and Control registers. Writing an unsupported value will produce undefined results. BAR Size bits that never need to be Set in order to indicate every supported size are permitted to be hardwired to 0. | |
| 16 | **Function supports 256 TB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 256 TB (248 bytes) | | RO |
| 17 | **Function supports 512 TB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 512 TB (249 bytes) | | RO |
| 18 | **Function supports 1 PB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 1 PB (250 bytes) | | RO |
| 19 | **Function supports 2 PB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 2 PB (251 bytes) | | RO |
| 20 | **Function supports 4 PB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 4 PB (252 bytes) | | RO |



Page 868

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 21 | **Function supports 8 PB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 8 PB (253 bytes) | RO |
| 22 | **Function supports 16 PB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 16 PB (254 bytes) | RO |
| 23 | **Function supports 32 PB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 32 PB (255 bytes) | RO |
| 24 | **Function supports 64 PB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 64 PB (256 bytes) | RO |
| 25 | **Function supports 128 PB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 128 PB (257 bytes) | RO |
| 26 | **Function supports 256 PB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 256 PB (258 bytes) | RO |
| 27 | **Function supports 512 PB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 512 PB (259 bytes) | RO |
| 28 | **Function supports 1 EB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 1 EB (260 bytes) | RO |
| 29 | **Function supports 2 EB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 2 EB (261 bytes) | RO |
| 30 | **Function supports 4 EB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 4 EB (262 bytes) | RO |
| 31 | **Function supports 8 EB BAR** - When Set, indicates that the Function supports operating with the BAR sized to 8 EB (263 bytes) | RO |

**7.8.7 ARI Extended Capability**

ARI is an optional capability. This capability must be implemented by each Function in an ARI Device. It is not applicable to a Root Port, a Switch Downstream Port, an RCiEP, or a Root Complex Event Collector.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | |
|  | ARI Control Register | |  | ARI Capability Register | |

Figure 7-147 [ARI Extended Capability](#bookmark168)

Byte Offset +000h

+004h



Page 869

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.8.7.1**](7.8.7.1) **ARI Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

31 20

Next Capability Offset

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-148 ARI Extended Capability Header Table 7-118 ARI Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the extended capability.  PCI Express Extended Capability ID for the [ARI Extended Capability](#bookmark168)is 000Eh. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities. | RO |

[**7.8.7.2**](7.8.7.2) **ARI Capability Register (Offset 04h)**

0

7 2

1

|  |
| --- |
| RsvdP |

|  |
| --- |
| 15 8 |
|  |

MFVC Function Groups Capability (M)

ACS Function Groups Capability (A)

Next Function Number

Figure 7-149 ARI Capability Register Table 7-119 ARI Capability Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **MFVC Function Groups Capability (M)** - Applicable only for Function 0; must be 0b for all other Functions. If 1b, indicates that the ARI Devicesupports Function Group level arbitration via its Multi-Function Virtual Channel (MFVC) Capability structure. | RO |
| 1 | **ACS Function Groups Capability (A)** - Applicable only for Function 0; must be 0b for all other Functions. If 1b, indicates that the ARI Devicesupports Function Group level granularity for ACS P2P Egress Control via its ACS Capability structures. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:8 | **Next Function Number** - This field indicates the Function Number of the next higher numbered Function in the Device, or 00h if there are no higher numbered Functions. Function 0 starts this linked list of  Functions. | RO |

[**7.8.7.3**](7.8.7.3) **ARI Control Register (Offset 06h)**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 15 7 | 6 4 | 3 2 | 1 | | 0 |
| RsvdP |  |  |  |  | |

 MFVC Function Groups Enable (M)

 ACS Function Groups Enable (A)

RsvdP

Function Group

Figure 7-150 ARI Control Register Table 7-120 ARI Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **MFVC Function Groups Enable (M)** - Applicable only for Function 0; must be hardwired to 0b for all other Functions. When set, the ARI Device must interpret entries in its Function Arbitration Tableas Function Group Numbers rather than Function Numbers.  Default value of this bit is 0b. Must be hardwired to 0b if the MFVC Function Groups Capability bit is 0b. | RW |
| 1 | **ACS Function Groups Enable (A)** - Applicable only for Function 0; must be hardwired to 0b for all other Functions. When set, each Function in the ARI Device must associate bits within its [Egress Control Vector](#bookmark53) with Function Group Numbers rather than Function Numbers.  Default value of this bit is 0b. Must be hardwired to 0b if the ACS Function Groups Capability bit is 0b. | RW |
| 6:4 | **Function Group** - Assigns a Function Group Numberto this Function.  Default value of this field is 000b. Must be hardwired to 000b if in Function 0, the MFVC Function Groups Capability bit and ACS Function Groups Capability bit are both 0b. | RW |

**7.8.8 PASID Extended Capability Structure**

The presence of a[PASID Extended Capability](#bookmark169)indicates that the Endpoint supports sending and receiving TLPs containing a PASIDTLP Prefix. Separate support and enables are provided for the various optional features.

This capability is applicable to Endpoints and RCiEPs. For Root Ports, support and control is outside the scope of this specification.

This capability is independent of both the ATS and PRI features defined inChapter 10 . Endpoints that contain a [PASID](#bookmark169) [Extended Capability](#bookmark169) need not support ATS or PRI. Endpoints that support ATS or PRI need not support PASID.

[Figure 7-151](#bookmark170)details allocation of the register bits in the [PASID Extended Capability](#bookmark169)structure.

15 0

19 16

31 20

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 | |
| PCI Express Extended Capability Header | | | | |
| PASID Control Register | | PASID Capability Register | |  |

Figure 7-151 [PASID Extended Capability](#bookmark169)Structure

Byte Offset +000h

+004h

[**7.8.8.1**](7.8.8.1) **PASID Extended Capability Header (Offset 00h)**

[Figure 7-152](#bookmark172)details allocation of the register fields in the[PASID Extended Capability Header;](#bookmark171)[Table 7-121 pro](#bookmark173)vides the respective bit definitions.

|  |  |  |  |
| --- | --- | --- | --- |
| Next Capability Offset |  | | PASID Extended Capability ID |
|  | |  | |

Capability Version

Figure 7-152 PASID Extended Capability Header Table 7-121 PASID Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PASID Extended Capability ID** - Indicates the[PASID Extended Capability](#bookmark169)structure. This field must return a Capability ID of 001Bh indicating that this is a [PASID Extended Capability](#bookmark169)structure. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - The offset to the next PCI Extended Capability structure or 000h if no other items exist in the linked list of capabilities. | RO |

[**7.8.8.2**](7.8.8.2) **PASID Capability Register (Offset 04h)**

[Figure 7-153](#bookmark174)details the allocation of register bits of the PASID Capability register;[Table 7-122](#bookmark175)provides the respective bit definitions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

8 

|  |
| --- |
| 15 13 |
| RsvdP |

7 3  2  1  0 

12

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

RsvdP

Execute Permission Supported Privileged Mode Supported

Max PASID Width

Figure 7-153 PASID Capability Register Table 7-122 PASID Capability Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 1 | **Execute Permission Supported**- If Set, the Endpoint supports sending TLPs that have the Execute Requested bit Set.  If Clear, the Endpoint will never Set theExecute Requested bit. | RO |
| 2 | **Privileged Mode Supported**- If Set, the Endpoint supports operating in Privileged and Non-Privileged modes, and supports sending requests that have the Privileged Mode Requested bit Set.  If Clear, the Endpoint will never Set thePrivileged Mode Requested bit. | RO |
| 12:8 | **Max PASID Width** - Indicates the width of the PASID field supported by the Endpoint. The value n  indicates support for PASID values 0 through 2n-1 (inclusive). The value 0 indicates support for a single PASID (0). The value 20 indicates support for all PASID values (20 bits). This field must be between 0 and 20 (inclusive). | RO |

[**7.8.8.3**](7.8.8.3) **PASID Control Register (Offset 06h)**

[Figure 7-154](#bookmark176)details the allocation of register bits of the PASID Control register;[Table 7-123](#bookmark177)provides the respective bit definitions.

|  |  |  |  |
| --- | --- | --- | --- |
| 15 3 | 2 | 1 | 0 |
| RsvdP |  |  |  |

 PASID Enable

 Execute Permission Enable

Privileged Mode Enable

Figure 7-154 PASID Control Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-123 PASID Control Register

|  |  |  |
| --- | --- | --- |
| Bit  Location | Register Description | Attributes |
| 0 | **PASID Enable** - If Set, the Endpoint is permitted to send and receive TLPs that contain a PASIDTLP Prefix. If Clear, the Endpoint is not permitted to do so.  Behavior is undefined if the Endpoint supports ATS and this bit changes value when the Enable (E) bit in the ATS Control register is Set (seeSection 10.5.1.3).  Default is 0b. | RW |
| 1 | **Execute Permission Enable** - If Set, the Endpoint is permitted to send Requests that have the Execute Requested bit Set. If Clear, the Endpoint is not permitted to do so.  Behavior is undefined if the Endpoint supports ATS and this bit changes value when the Enable bit in the ATS Control register is Set (seeSection 10.5.1.3).  If Execute Permission Supported is Clear, this bit is RsvdP. Default is 0b. | RW/RsvdP  (see  description) |
| 2 | **Privileged Mode Enable** - If Set, the Endpoint is permitted to send Requests that have the Privileged Mode Requested bit Set. If Clear, the Endpoint is not permitted to do so.  Behavior is undefined if the Endpoint supports ATS and this bit changes value when the Enable bit in the ATS Control register is Set (see TSection 10.5.1.3).  If Privileged Mode Supported is Clear, this bit is RsvdP. Default is 0b. | RW/RsvdP  (see  description) |

**7.8.9 FRS Queueing Extended Capability**

The [FRS Queueing Extended Capability](#bookmark178)is required for Root Ports and Root Complex Event Collectors that support the optional normative FRS Queueing capability. See Section 6.23. This extended capability is only permitted in Root Ports and Root Complex Event Collectors.

If this capability is present in a Function, that Function must also implement either MSI, MSI-X, or both.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | |
| FRS Queueing Capability Register | | | | |
| FRS Queueing Control Register | |  | FRS Queueing Status Register | |
| FRS Message Queue Register | | | | |

Figure 7-155 [FRS Queueing Extended Capability](#bookmark178)

Byte Offset

+000h +004h +008h +00Ch

11 0

15 12

20 16

31 21

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.8.9.1**](7.8.9.1) **FRS Queueing Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

31 20

Next Capability Offset

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-156 FRS Queueing Extended Capability Header Table 7-124 FRS Queueing Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the extended capability.  PCI Express Extended Capability ID for the FRS Queueing Extended Capability is 0021h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of capabilities. | RO |

[**7.8.9.2**](7.8.9.2) **FRS Queueing Capability Register (Offset 04h)**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| RsvdP |  | | RsvdP | FRS Queue Max Depth |
|  |  |  |  | |

FRS Interrupt Message Number

Figure 7-157 FRS Queueing Capability Register Table 7-125 FRS Queueing Capability Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 11:0 | **FRS Queue Max Depth** - Indicates the implemented queue depth, with valid values ranging from 001h (queue depth of 1) to FFFh (queue depth of 4095)  The value of[FRS Message Queue Depth](#bookmark179)must not exceed this value. The value 000h is Reserved. | HwInit |
| 20:16 | **FRS Interrupt Message Number** - This register indicates which MSI/MSI-X vector is used for the interrupt message generated in association with[FRS Message Received](#bookmark180)or [FRS Message Overflow.](#bookmark181)  For MSI, the value in this register indicates the offset between the base Message Data and the interrupt message that is generated. Hardware is required to update this field so that it is correct if the number of | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | MSI Messages assigned to the Function changes when software writes to the Multiple Message Enable field in the Message Control Register for MSI.  For MSI-X, the value in this register indicates which MSI-X Table entry is used to generate the interrupt message. The entry must be one of the first 32 entries even if the Function implements more than 32 entries. For a given MSI-X implementation, the entry must remain constant.  If both MSI and MSI-X are implemented, they are permitted to use different vectors, though software is permitted to enable only one mechanism at a time. If MSI-X is enabled, the value in this register must indicate the vector for MSI-X. If MSI is enabled or neither is enabled, the value in this register must  indicate the vector for MSI. If software enables both MSI and MSI-X at the same time, the value in this register is undefined. |  |

[**7.8.9.3**](7.8.9.3) **FRS Queueing Status Register (Offset 08h)**

|  |  |  |  |
| --- | --- | --- | --- |
| 15 2 | 1 | | 0 |
| RsvdZ |  |  | |

FRS Message Received  FRS Message Overflow

Figure 7-158 FRS Queueing Status Register Table 7-126 FRS Queueing Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **FRS Message Received**- This bit is Set when a new FRS Message is Received or generated by this Root Port or Root Complex Event Collector.  Root Ports must Clear this bit when the Link is DL\_Down. Default value of this bit is 0b. | RW1C |
| 1 | **FRS Message Overflow** - This bit is set if the FRS Message queue is full and a new FRS Message is received or generated by this Root Port or Root Complex Event Collector.  Root Ports must Clear this bit when the Link is DL\_Down. Default value of this bit is 0b. | RW1C |



Page 876

15 0

19 16

31 20

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.8.9.4**](7.8.9.4) **FRS Queueing Control Register (Offset 0Ah)**

|  |  |
| --- | --- |
| 15 1 | 0 |
| RsvdP |  |

YFRS Interrupt Enable

Figure 7-159 FRS Queueing Control Register Table 7-127 FRS Queueing Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **FRS Interrupt Enable** - When Set and MSI or MSI-X is enabled, the Port must issue an MSI/MSI-X interrupt to indicate the 0b to 1b transition of either the [FRS Message Received](#bookmark182)or the [FRS Message Overflow](#bookmark183) bits. Default value of this bit is 0b. | RW |

[**7.8.9.5**](7.8.9.5) **FRS Message Queue Register (Offset 0Ch)**

The [FRS Message Queue Register](#bookmark184)contains fields from the oldest FRS message in the queue. It also indicates the number ofFRS messagesin the queue.

A write of any value that includes byte 0 to this register removes the oldest FRS Message from the queue and updates these fields. A write to this register when the queue is empty has no effect.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| FRS Message Queue Depth |  | |  | FRS Message Queue Function ID |  |
|  | |  | | | |

FRS Message Queue Reason

Figure 7-160 FRS Message Queue Register Table 7-128 FRS Message Queue Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **FRS Message Queue Function ID** - Recorded from the Requester ID of the oldest [FRS Message Received](#bookmark182) or generated by this Root Port or Root Complex Event Collector and still in the queue.  Undefined if[FRS Message Queue Depth](#bookmark185)is 000h. | RO |
| 19:16 | **FRS Message Queue Reason** - Recorded from the FRS Reason of the oldest [FRS Message Received](#bookmark182)or generated by this Root Port or Root Complex Event Collector and still in the queue.  Undefined if[FRS Message Queue Depth](#bookmark186)is 000h. | RO |
| 31:20 | **FRS Message Queue Depth** - indicates the current number ofFRS Messagesin the queue. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | The value of 000h indicates an empty queue. Default value of this field is 000h. |  |

**7.8.10 Flattening Portal Bridge (FPB) Capability**

The [Flattening Portal Bridge (FPB) Capability](#bookmark187)is an optional Capability that is required for any bridge Function that implements FPB. The FPB Capability structure is shown in [Figure 7-161 .](#bookmark188)

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
| RsvdP | | | Next Pointer | | Capability ID |
| FPB Capabilities Register | | | | | |
| FPB RID Vector Control 1 Register | | | | | |
| FPB RID Vector Control 2 Register | | | | | |
| FPB Mem Low Vector Control Register | | | | | |
| FPB Mem High Vector Control 1 Register | | | | | |
| FPB Mem High Vector Control 2 Register | | | | | |
| FPB Vector Access Control Register | | | | | |
|  | | FPB Vector Access Data Register | |  | |

Figure 7-161 FPB Capability Structure

If a Switch implements FPB then each of its Ports of the Switch must implement an FPB Capability Structure. A Root Complex is permitted to implement the FPB Capability Structure on some or on all of its Root Ports. A Root Complex is permitted to implement the FPB Capability for internal logical busses.

[**7.8.10.1**](7.8.10.1) **FPB Capability Header (Offset 00h)**

7 0

15 8

31 16

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  | RsvdP | Next Pointer |  | Capability ID |  |

Figure 7-162 FPB Capability Header

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-129 FPB Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Capability ID** - Must be set to 15h | RO |
| 15:8 | **Next Pointer** - Pointer to the next item in the capabilities list. Must be 00h for the final item in the list. | RO |

[**7.8.10.2**](7.8.10.2) **FPB Capabilities Register (Offset 04h)**

[Figure 7-163](#bookmark189)details allocation of register fields for FPB Capabilities register and[Table 7-130](#bookmark190)describes the requirements for this register.

31 27 26 24 23 19 18 16 15 11 10 8 7 3 2 1 0

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

|  |
| --- |
| RsvdP |

FPB RID Decode Mechanism Supported

FPB MEM Low Decode Mechanism Supported FPB MEM High Decode Mechanism Supported FPB Num Sec Dev

FPB RID Vector Size Supported

FPB MEM Low Vector Size Supported FPB MEM High Vector Size Supported

Figure 7-163 FPB Capabilities Register Table 7-130 FPB Capabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **FPB RID Decode Mechanism Supported**- If Set, indicates that the FPB RID Vector mechanism is supported. | HwInit |
| 1 | **FPB MEM Low Decode Mechanism Supported**- If Set, indicates that the FPB MEM Low Vector mechanism is supported. | HwInit |
| 2 | **FPB MEM High Decode Mechanism Supported**- If Set, indicates that the FPB Mem High mechanism is supported. | HwInit |
| 7:3 | **FPB Num Sec Dev** - For Upstream Ports of Switches only, this field indicates the quantity of Device Numbers associated with the Secondary Side of the Upstream Port bridge. The quantity is  determined by adding one to the numerical value of this field.  Although it is recommended that Switch implementations assign Downstream Ports using all 8  allowed Functions per allocated Device Number, such that all Downstream Ports are assigned within a contiguous range of Device and Function Numbers, it is, however, explicitly permitted to assign  Downstream Ports to Function Numbers that are not contiguous within the indicated range of Device Numbers, and system software is required to scan for Switch Downstream Ports at every Function  Number within the indicated quantity of Device Numbers associated with the Secondary Side of the Upstream Port.  This field is Reserved for Downstream Ports. | HwInit/RsvdP |
| 10:8 | **FPB RID Vector Size Supported**- Indicates the size of the FPB RID Vector implemented in hardware, and constrains the allowed values software is permitted to write to the[FPB RID Vector Granularity](#bookmark194) field. | HwInit |



Page 879

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Defined encodings are:   |  |  |  | | --- | --- | --- | | Value | Size | Allowed Granularities in RID units | | 000b | 256 bits | 8, 64, 256 | | 010b | 1 K bits | 8, 64 | | 101b | 8 K bits | 8 |   All other encodings are Reserved.  If the [FPB RID Decode Mechanism Supported](#bookmark191) bit is Clear, then the value in this field is undefined and must be ignored by software. |  |
| 18:16 | **FPB MEM Low Vector Size Supported**- Indicates the size of the FPB MEM Low Vector implemented in hardware, and constrains the allowed values software is permitted to write to the [FPB MEM Low](#bookmark195)  [Vector Start](#bookmark196)field.  Defined encodings are:   |  |  |  | | --- | --- | --- | | Value | Size | Allowed Granularities in MB units | | 000b | 256 bits | 1, 2, 4, 8, 16 | | 001b | 512 bits | 1, 2, 4, 8 | | 010b | 1 K bits | 1, 2, 4 | | 011b | 2 K bits | 1, 2 | | 100b | 4 K bits | 1 |   All other encodings are Reserved.  If the [FPB MEM Low Decode Mechanism Supported](#bookmark192) bit is Clear, then the value in this field is undefined and must be ignored by software. | HwInit |
| 26:24 | **FPB MEM High Vector Size Supported**- Indicates the size of the FPB MEM High Vector implemented in hardware.  Defined encodings are:   |  |  | | --- | --- | | Value | Size | | 000b | 256 bits | | 001b | 512 bits | | 010b | 1 K bits | | 011b | 2 K bits | | 100b | 4 K bits | | 101b | 8 K bits |   All other encodings are Reserved.  All defined Granularities are allowed for all defined vector sizes. | HwInit |



Page 880

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | If the [FPB MEM High Decode Mechanism Supported](#bookmark193) bit is Clear, then the value in this field is undefined and must be ignored by software. |  |

[**7.8.10.3**](7.8.10.3) **FPBRID Vector Control 1 Register (Offset 08h)**

[Figure 7-164](#bookmark198)details allocation of register fields for FPB RID Control 1 register and[Table 7-131](#bookmark199)describes the requirements for this register.

|  |
| --- |
| 3 1 |
| RsvdP |

18 8 7 4 0

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |



31 19

FPB RID Vector Start

FPB RID Decode Mechanism Enable FPB RID Vector Granularity

Figure 7-164 FPBRID Vector Control 1 Register Table 7-131 FPBRID Vector Control 1 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **FPB RID Decode Mechanism Enable** - When Set, enables the FPB RID Decode mechanism  If the [FPB RID Decode Mechanism Supported](#bookmark191) bit is Clear, then it is permitted for hardware to implement this bit as RO, and in this case the value in this field is undefined.  Default value of this bit is 0b. | RW/RO |
| 7:4 | **FPB RID Vector Granularity**- The value written by software to this field controls the granularity of the FPB RID Vector and the required alignment of the [FPB RID Vector Start](#bookmark201)field (below).  Defined encodings are:   |  |  | | --- | --- | | Value | Granularity | | 0000b | 8 RIDs | | 0011b | 64 RIDs | | 0101b | 256 RIDs |   All other encodings are Reserved.  Based on the implemented FPB RID Vector size, hardware is permitted to implement asRWonly those bits of this field that can be programmed to non-zero values, in which case the upper order bits are  permitted but not required to be hardwired to 0.  If the [FPB RID Decode Mechanism Supported](#bookmark191) bit is Clear, then it is permitted for hardware to implement this field as RO, and the value in this field is undefined.  For Downstream Ports, if the ARI Forwarding Enable bit in the Device Control 2 Register and the [FPB RID](#bookmark200) [Decode Mechanism Enable](#bookmark200) bit are Set, then software must program 0101b into this field, if this field is programmable.  Default value for this field is 0000b. | RW/RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:19 | **FPB RID Vector Start** - The value written by software to this field controls the offset at which the FPB RID Vector is applied.  The value represents a RID offset in units of 8 RIDs, such that bit 0 of the FPB RID Vector represents the range of RIDs starting from the value represented in this register up to that value plus the [FPB RID Vector](#bookmark194) [Granularity](#bookmark194) minus 1,and bit 1 represents range from this register value plus granularity up to that value plus [FPB RID Vector Granularity](#bookmark194) minus 1, etc.  Software must program this field to a value that is naturally aligned (meaning the lower order bits must be 0’s) according to the value in the[FPB RID Vector Granularity](#bookmark194) Field as indicated here:   |  |  | | --- | --- | | [FPB RID Vector Granularity](#bookmark194) | Start Alignment Constraint | | 0000b | <no constraint> | | 0011b | …00 0b | | 0101b | …0000 0b |   All other encodings are Reserved.  If this requirement is violated, the hardware behavior is undefined.  For Downstream Ports, if the ARI Forwarding Enable bit in the Device Control 2 Register and the [FPB RID](#bookmark200) [Decode Mechanism Enable](#bookmark200) bit are Set, then software must program bits 23:19 of this field to a value of 0000 0b, and the hardware behavior is undefined if any other value is programmed.  If the [FPB RID Decode Mechanism Supported](#bookmark191) bit is Clear, then it is permitted for hardware to implement this field as RO, and the value in this field is undefined.  Default value for this field is 0000 0000 0000 0b. | RW/RO |

[**7.8.10.4**](7.8.10.4) **FPBRID Vector Control 2 Register (Offset 0Ch)**

[Figure 7-165](#bookmark202)details allocation of register fields for FPB RID Vector Control 2 register and[Table 7-132](#bookmark203)describes the requirements for this register

2 0

15 3

31 16

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  | RsvdP | RID Secondary Start |  | RsvdP |

Figure 7-165 FPBRID Vector Control 2 Register Table 7-132 FPBRID Vector Control 2 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:3 | **RID Secondary Start** - The value written by software to this field controls the RID offset at which Type 1 Configuration Requests passing downstream through the bridge must be converted to Type 0.  Bits[2:0] of the RID offset are fixed by hardware as 000band cannot be modified.  For Downstream Ports, if the ARI Forwarding Enable bit in the Device Control 2 register is Set, then software must write bits 7:3 of this field to 0 0000b. | RW/RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | If the [FPB RID Decode Mechanism Supported](#bookmark191) bit is Clear, then it is permitted for hardware to implement this field as RO, and the value in this field is undefined.  Default value for this field is 0000 0000 0000 0b. |  |

[**7.8.10.5**](7.8.10.5) **FPB MEM Low Vector Control Register (Offset 10h)**

[Figure 7-166](#bookmark204)details allocation of register fields for [FPB MEM Low Vector Control Register](#bookmark204)and [Table 7-133](#bookmark205)describes the requirements for this register.

31 20 19 8 7 4 3 1 0

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

FPB MEM Low Decode Mechanism Enable FPB MEM Low Vector Granularity

FPB MEM Low Vector Start

Figure 7-166 FPB MEM Low Vector Control Register Table 7-133 FPB MEM Low Vector Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **FPB MEM Low Decode Mechanism Enable** - When Set, enables the FPB MEM Low Decode mechanism. If the [FPB MEM Low Decode Mechanism Supported](#bookmark192) bit is Clear, then it is permitted for hardware to  implement this bit as RO, and in this case the value in this field is undefined.  Default value of this bit is 0b. | RW/RO |
| 7:4 | **FPB MEM Low Vector Granularity**- The value written by software to this field controls the granularity of the FPB MEM Low Vector, and the required alignment of the [FPB MEM Low Vector Start](#bookmark207)field (below).  Defined encodings are:   |  |  | | --- | --- | | Value | Granularity | | 0000b | 1 MB | | 0001b | 2 MB | | 0010b | 4 MB | | 0011b | 8 MB | | 0100b | 16 MB |   All other encodings are Reserved.  Based on the implemented FPB MEM Low Vector size, hardware is permitted to implement asRWonly those bits of this field that can be programmed to non-zero values, in which case the upper order bits are permitted but not required to be hardwired to 0.  If the [FPB MEM Low Decode Mechanism Supported](#bookmark192) bit is Clear, then it is permitted for hardware to implement this field as RO, and the value in this field is undefined. | RW/RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Default value for this field is 0000b. |  |
| 31:20 | **FPB MEM Low Vector Start** - The value written by software to this field sets bits 31:20 of the base address at which the FPB MEM Low Vector is applied.  Software must program this field to a value that is naturally aligned (meaning the lower order bits must be 0’s) according to the value in the [FPB MEM Low Vector Granularity](#bookmark206)field as indicated here:   |  |  | | --- | --- | | [FPB MEM Low Vector Granularity](#bookmark206) | Constraint | |  | | 0000b | <no constraint> | | 0001b | …0b | | 0010b | …00b | | 0011b | …000b | | 0100b | …0000b |   If this requirement is violated, the hardware behavior is undefined.  If the [FPB MEM Low Decode Mechanism Supported](#bookmark192) bit is Clear, then it is permitted for hardware to implement this field as RO, and the value in this field is undefined.  Default value for this field is 000h. | RW/RO |

[**7.8.10.6**](7.8.10.6) **FPB MEM High Vector Control 1 Register (Offset 14h)**

[Figure 7-167](#bookmark209)details allocation of register fields for [FPB MEM High Vector Control 1 Register](#bookmark208)and [Table 7-134](#bookmark210)describes the requirements for this register.

31 28 27 8 7 4 3 1 0

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

FPB MEM High Decode Mechanism Enable FPB MEM High Vector Granularity

FPB MEM High Vector Start Lower

Figure 7-167 FPB MEM High Vector Control 1 Register Table 7-134 FPB MEM High Vector Control 1 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **FPB MEM High Decode Mechanism Enable** - When Set, enables the FPB MEM High Decode mechanism. If the [FPB MEM High Decode Mechanism Supported](#bookmark193) bit is Clear, then it is permitted for hardware to  implement this bit as RO, and in this case the value in this field is undefined.  Default value of this bit is 0b. | RW/RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:4 | **FPB MEM High Vector Granularity**- The value written by software to this field controls the granularity of the FPB MEM High Vector, and the required alignment of the [FPB MEM High Vector Start Lower](#bookmark212)field  (below).  Software is permitted to select any allowed Granularity from the table below regardless of the value in the [FPB MEM High Vector Size Supported](#bookmark197)field.  Defined encodings are:   |  |  | | --- | --- | | Value | Granularity | | 0000b | 256 MB | | 0001b | 512 MB | | 0010b | 1 GB | | 0011b | 2 GB | | 0100b | 4 GB | | 0101b | 8 GB | | 0110b | 16 GB | | 0111b | 32 GB |   All other encodings are Reserved.  Based on the implemented FPB MEM High Vector size, hardware is permitted to implement asRWonly those bits of this field that can be programmed to non-zero values, in which case the upper order bits are permitted but not required to be hardwired to 0.  If the [FPB MEM High Decode Mechanism Supported](#bookmark193) bit is Clear, then it is permitted for hardware to implement this field as RO, and the value in this field is undefined.  Default value for this field is 0000b. | RW/RO |
| 31:28 | **FPB MEM High Vector Start Lower** - The value written by software to this field sets the lower bits of the base address at which the FPB MEM High Vector is applied.  Software must program this field to a value that is naturally aligned (meaning the lower order bits must be 0’s) according to the value in the [FPB MEM High Vector Granularity](#bookmark211) Field as indicated here:   |  |  | | --- | --- | | [FPB MEM High Vector Granularity](#bookmark211) | Constraint | |  | | 0000b | <no constraint> | | 0001b | …0b | | 0010b | …00b | | 0011b | …000b | | 0100b | …0000b | | 0101b | …0 0000b | | 0110b | …00 0000b | | 0111b | …000 0000b | | RW/RO |



Page 885

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | If this requirement is violated, the hardware behavior is undefined.  If the [FPB MEM High Decode Mechanism Supported](#bookmark193) bit is Clear, then it is permitted for hardware to implement this field as RO, and the value in this field is undefined.  Default value for this field is 0h. |  |

[**7.8.10.7**](7.8.10.7) **FPB MEM High Vector Control 2 Register (Offset 18h)**

[Figure 7-168](#bookmark213)details allocation of register fields for [FPB MEM High Vector Control 2 Register](#bookmark213)and [Table 7-135](#bookmark214)describes the requirements for this register.

31 0 

FPB MEM High Vector Start Upper



Figure 7-168 FPB MEM High Vector Control 2 Register Table 7-135 FPB MEM High Vector Control 2 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **FPB MEM High Vector Start Upper** - The value written by software to this field sets bits 63:32 of the base address at which the FPB MEM High Vector is applied.  Software must program this field to a value that is naturally aligned (meaning the lower order bits must be 0’s) according to the value in the [FPB MEM High Vector Granularity](#bookmark211) Field as indicated here:   |  |  | | --- | --- | | [FPB MEM High Vector Granularity](#bookmark211) | Constraint | |  | | 0000b | <no constraint> | | 0001b | <no constraint> | | 0010b | <no constraint> | | 0011b | <no constraint> | | 0100b | <no constraint> | | 0101b | …0b | | 0110b | …00b | | 0111b | …000b |   If this requirement is violated, the hardware behavior is undefined  If the [FPB MEM High Decode Mechanism Supported](#bookmark193) bit is Clear, then it is permitted for hardware to implement this field as RO, and the value in this field is undefined.  Default value for this field is 0000 0000h. | RW/RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.8.10.8**](7.8.10.8) **FPB Vector Access Control Register (Offset 1Ch)**

[Figure 7-169](#bookmark215)details allocation of register fields for FPB Vector Access Control register and[Table 7-136](#bookmark216)describes the requirements for this register.

31 16 15 14 13 8 7 0

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

|  |
| --- |
| RsvdP |

FPBVector Access Offset FPB Vector Select

Figure 7-169 FPB Vector Access Control Register Table 7-136 FPB Vector Access Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **FPB Vector Access Offset** - The value in this field indicates the offset of the DWORD portion of the FPB RID, MEM Low or MEM High, Vector that can be read or written by means of the[FPB Vector Access Data](#bookmark218) register.  The selection of RID, MEM Low or MEM High is made by the value written to the [FPB Vector Select](#bookmark219)field. The bits of this field map to the offset according to the value in the corresponding FPB RID, MEM Low, or MEM High Vector Size Supported field as shown here:   |  |  |  | | --- | --- | --- | | Vector Size Supported | Offset Bits | Vector Access Offset | | 000b | 2:0 | 2:0 (7:3 unused) | | 001b | 3:0 | 3:0 (7:4 unused) | | 010b | 4:0 | 4:0 (7:5 unused) | | 011b | 5:0 | 5:0 (7:6 unused) | | 100b | 6:0 | 6:0 (7 unused) | | 101b | 7:0 | 7:0 |   All other encodings are Reserved.  Bits in this field that are unused per the table above must be written by software as 0b, and are permitted but not required to be implemented as RO.  Default value for this field is 00h | RW/RO |
| 15:14 | **FPB Vector Select** - The value written to this field selects the Vector to be accessed at the indicated [FPB](#bookmark217) [Vector Access Offset](#bookmark217). Software must only write this field with values that correspond to supported FPB mechanisms, otherwise the results are undefined.  Defined encodings are: **00b** RID  **01b** MEM Low  **10b** MEM High | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | **11b** Reserved  Default value for this field is 00b |  |

[**7.8.10.9**](7.8.10.9) **FPB Vector Access Data Register (Offset 20h)**

[Figure 7-170](#bookmark220)details allocation of register fields for [FPB Vector Access Data Register](#bookmark220)and [Table 7-137](#bookmark221)describes the requirements for this register.

31 0

FPBVector Access Data

Figure 7-170 FPB Vector Access Data Register Table 7-137 FPB Vector Access Data Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **FPB Vector Access Data** - Reads from this register return the DW of data from the FPB Vector at the  location determined by the value in the[FPB Vector Access Offset](#bookmark217) Register. Writes to this register replace the DW of data from the FPB Vector at the location determined by the value in the [FPB Vector Access](#bookmark217)  [Offset](#bookmark217) Register.  Behavior of this field is undefined if software programs unsupported values for [FPB Vector Select](#bookmark219)or [FPB](#bookmark217) [Vector Access Offset](#bookmark217)fields, however hardware is required to complete the access to this register  normally.  Default value for this field is 0000 0000h | RW |

**7.9 Additional PCI and PCIe Capabilities**

This section, contains a description of additional PCI and PCIe capabilities that are individually optional in this but may be required by other PCISIG specifications.

**7.9.1 Virtual Channel Extended Capability**

The [Virtual Channel Extended Capability](#bookmark222) (**VC Capability**) is an optional Extended Capability required for devices that

have Ports (or for individual Functions) that support functionality beyond the default Traffic Class (TC0) over the default Virtual Channel (VC0). This may apply to devices with only one VC that support TC filtering or to devices that support

multiple VCs. Note that a PCI Express device that supports only TC0 over VC0 does not require VC Extended Capability

and associated registers.[Figure 7-171](#bookmark223)provides a high level view of the [Virtual Channel Extended Capability](#bookmark222)structure.

This structure controls Virtual Channel assignment for PCI Express Links and may be present in any device (or RCRB) that contains (controls) a Port, or any device that has a Multi-Function Virtual Channel (MFVC) Capability structure. Some

registers/fields in the [Virtual Channel Extended Capability](#bookmark222)structure may have different interpretation for Endpoints,

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Switch Ports, Root Ports and RCRB. Software must interpret the Device/Port Type field in the PCI Express Capabilities register to determine the availability and meaning of these registers/fields.

The number of (extended) Virtual Channels is indicated by the [Extended VC Count](#bookmark224)field in the [Port VC Capability Register](#bookmark225)

[1](#bookmark226). Software must interpret this field to determine the availability of extended VC Resource registers.

The [VC Capability](#bookmark222)structure is permitted in the Extended Configuration Space of all single-Function devices or in RCRBs. A Multi-Function Deviceat an Upstream Port is permitted to optionally contain a Multi-Function Virtual Channel (MFVC) Capability structure (seeSection 7.9.2). If a Multi-Function Devicecontains an MFVC Capabilitystructure, any or all of its

Functions are permitted to contain a [VC Capability](#bookmark222)structure. Per-Function [VC Capability](#bookmark222)structures are also permitted for devices inside a Switch that contain only Switch Downstream Port Functions, or for RCiEPs. Otherwise, only Function 0 is permitted to contain a [VC Capability](#bookmark222)structure.

To preserve software backward compatibility, two Extended Capability IDs are permitted for [VC Capability](#bookmark222)structures: 0002hand 0009h. Any [VC Capability](#bookmark222)structure in a device that also contains an MFVC Capabilitystructure must use the Extended Capability ID 0009h. A[VC Capability](#bookmark222)structure in a device that does not contain an MFVC Capabilitystructure must use the Extended Capability ID 0002h.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Switch ports, Root Ports and RCRB

All Devices

Byte

Offset 0

31 16 15

00h

04h

08h

0Ch

10h

14h

18h

|  |  |  |  |
| --- | --- | --- | --- |
| PCI Express Extended Capability Header | | | |
| Port VC Capability Register 1 | | | \*n (2:0) |
| VCArb Table Offset (31:24) | Port VC Capability Register 2 | | |
| Port VC Status Register | | Port VC Control Register | |
| Port Arb Table Offset (31:24) | VC Resource Capability Register (0) | | |
| VC Resource Control Register (0) | | | |
| VC Resource Status Register (0) | | RsvdP | |



10h + \*n 0Ch

14h + \*n 0Ch

18h + \*n 0Ch

|  |  |  |
| --- | --- | --- |
| Port Arb Table Offset (31:24) | VC Resource Capability Register (n) | |
| VC Resource Control Register (n) | | |
| VC Resource Status Register (n) | | RsvdP |

VAT\_Offset \*10h

|  |
| --- |
| VC Arbitration Table |

PAT\_Offset(0) \*10h

|  |
| --- |
| Port Arbitration Table (0) |

PAT\_Offset(n) \*10h

|  |
| --- |
| Port Arbitration Table (n) |

\*n = Extended VC Count

OM14320B

Figure 7-171 [Virtual Channel Extended Capability](#bookmark222)Structure

The following sections describe the registers/fields of the [Virtual Channel Extended Capability](#bookmark222)structure.

[**7.9.1.1**](7.9.1.1) **Virtual Channel Extended Capability Header (Offset 00h)**

Refer toSection 7.6.3for a description of the PCI Express Extended Capability header. A [Virtual Channel Extended](#bookmark222)

[Capability](#bookmark222) must use one of two Extended Capability IDs: 0002h or 0009h. Refer to[Section 7.9.1f](#bookmark222)or rules governing when each should be used.[Figure 7-172](#bookmark228)details allocation of register fields in the[Virtual Channel Extended Capability Header;](#bookmark227) [Table 7-138](#bookmark229)provides the respective bit definitions.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-172 Virtual Channel Extended Capability Header Table 7-138 Virtual Channel Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  Extended Capability ID for the [Virtual Channel Extended Capability](#bookmark222)is either 0002h or 0009h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.9.1.2**](7.9.1.2) **Port VC Capability Register 1 (Offset 04h)**

The [Port VC Capability Register 1](#bookmark230)describes the configuration of the Virtual Channels associated with a PCI Express Port. [Figure 7-173](#bookmark231)details allocation of register fields in the[Port VC Capability Register 1;](#bookmark230)[Table 7-139 pro](#bookmark232)vides the respective bit definitions.

31 12 11 10 9 8 7 6 4 3 2 0

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

Extended VC Count

RsvdP

Low Priority Extended VC Count

RsvdP

Reference Clock

Port Arbitration Table Entry Size

Figure 7-173 Port VC Capability Register 1

|  |
| --- |
| 19 16 |
|  |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-139 Port VC Capability Register 1

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 2:0 | **Extended VC Count** - Indicates the number of (extended) Virtual Channels in addition to the default VC supported by the device. This field is valid for all Functions.  This value indicates the number of (extended) VC Resource Capability, Control, and Status registers that are present in Configuration Space in addition to the required VC Resource registers for the default VC. The minimum value of this field is 0 (for devices that only support the default VC and only have 1 set of VC Resource Registers for that VC). The maximum value is 7. | | RO |
| 6:4 | **Low Priority Extended VC Count** - Indicates the number of (extended) Virtual Channels in addition to the default VC belonging to the low-priority VC (LPVC) group that has the lowest priority with respect to  other VC resources in a strict-priority VC Arbitration. This field is valid for all Functions.  The minimum value of this field is 000band the maximum value is [Extended VC Count.](#bookmark233) | | RO |
| 9:8 | **Reference Clock** - Indicates the reference clock for Virtual Channels that support time-based WRR Port Arbitration. This field is valid for RCRBs, Switch Ports, and Root Ports that support peer-to-peer traffic. It is not valid for Root Ports that do not support peer-to-peer traffic, Endpoints, and Switches or Root  Complexes not implementing WRR, and must be hardwired to 00b.  Defined encodings are:  **00b** 100 ns reference clock  **01b - 11b** Reserved | | RO |
| 11:10 | **Port Arbitration Table Entry Size** - Indicates the size (in bits) of Port Arbitration table entry in the  Function. This field is valid only for RCRBs, Switch Ports, and Root Ports that support peer-to-peer  traffic. It is not valid and must be hardwired to 00b for Root Ports that do not support peer-to-peer traffic and Endpoints.  Defined encodings are: | | RO |
| **00b 01b 10b 11b** | The size of Port Arbitration table entry is 1 bit. The size of Port Arbitration table entry is 2 bits. The size of Port Arbitration table entry is 4 bits. The size of Port Arbitration table entry is 8 bits. |

[**7.9.1.3**](7.9.1.3) **Port VC Capability Register 2 (Offset 08h)**

The [Port VC Capability Register 2](#bookmark236) provides further information about the configuration of the Virtual Channels associated with a PCI Express Port.[Figure 7-174](#bookmark237)details allocation of register fields in the[Port VC Capability Register 2;](#bookmark236)[Table 7-140](#bookmark238) provides the respective bit definitions.

|  |  |  |
| --- | --- | --- |
| 31 24 | 23 8 | 7 0 |
|  | RsvdP |  |

VC Arbitration Capability  VC Arbitration Table Offset

Figure 7-174 Port VC Capability Register 2

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-140 Port VC Capability Register 2

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 7:0 | **VC Arbitration Capability** - Indicates the types of VC Arbitration supported by the Function for the LPVC group. This field is valid for all Functions that report a[Low Priority Extended VC Count](#bookmark234)field greater than 0. For all other Functions, this field must be hardwired to 00h.  Each Bit Location within this field corresponds to a[VC Arbitration Capability](#bookmark239)defined below. When more than 1 bit in this field is Set, it indicates that the Port can be configured to provide different VC  arbitration services.  Defined bit positions are: | | RO |
| **Bit 0**  **Bit 1**  **Bit 2**  **Bit 3**  **Bits 4-7** | Hardware fixed arbitration scheme, e.g., Round Robin Weighted Round Robin (WRR) arbitration with 32 phases WRR arbitration with 64 phases  WRR arbitration with 128 phases Reserved |
| 31:24 | **VC Arbitration Table Offset** - Indicates the location of the VC Arbitration Table. This field is valid for all Functions.  This field contains the zero-based offset of the table in DQWORDS (16 bytes) from the base address of the [Virtual Channel Extended Capability](#bookmark222)structure. A value of 0 indicates that the table is not present. | | RO |

[**7.9.1.4**](7.9.1.4) **Port VC Control Register (Offset 0Ch)**

[Figure 7-175](#bookmark242)details allocation of register fields in the[Port VC Control Register;](#bookmark241)[Table 7-141 pro](#bookmark243)vides the respective bit definitions.

|  |  |  |
| --- | --- | --- |
| 15 4 | 3 1 | 0 |
| RsvdP |  |  |

 Load VC Arbitration Table

 VC Arbitration Select

Figure 7-175 Port VC Control Register Table 7-141 Port VC Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Load VC Arbitration Table** - Used by software to update the VC Arbitration Table. This bit is valid for all Functions when the selected VC Arbitration uses the VC Arbitration Table.  Software sets this bit to request hardware to apply new values programmed into VC Arbitration Table; clearing this bit has no effect. Software checks the [VC Arbitration Table Status](#bookmark245) bit to confirm that new values stored in the VC Arbitration Table are latched by the VC arbitration logic.  This bit always returns 0b when read. | RW |



Page 893

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 3:1 | **VC Arbitration Select** - Used by software to configure the VC arbitration by selecting one of the supported VC Arbitration schemes indicated by the [VC Arbitration Capability](#bookmark239)field in the [Port VC](#bookmark236) [Capability Register 2.](#bookmark236) This field is valid for all Functions.  The permissible values of this field are numbers corresponding to one of the asserted bits in the [VC](#bookmark239) [Arbitration Capability](#bookmark239)field.  This field cannot be modified when more than one VC in the LPVC group is enabled. | RW |

[**7.9.1.5**](7.9.1.5) **Port VC Status Register (Offset 0Eh)**

The [Port VC Status Register](#bookmark247) provides status of the configuration of Virtual Channels associated with a Port.[Figure 7-176](#bookmark247) details allocation of register fields in the[Port VC Status Register;](#bookmark247)[Table 7-142 pro](#bookmark248)vides the respective bit definitions.

|  |  |
| --- | --- |
| 15 1 | 0 |
| RsvdZ |  |

YVC Arbitration Table Status

Figure 7-176 Port VC Status Register Table 7-142 Port VC Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **VC Arbitration Table Status** - Indicates the coherency status of the VC Arbitration Table. This bit is valid for all Functions when the selected VC uses the VC Arbitration Table.  This bit is Set by hardware when any entry of the VC Arbitration Table is written by software. This bit is Cleared by hardware when hardware finishes loading values stored in the VC Arbitration Table after  software sets the[Load VC Arbitration Table](#bookmark244) bit in the [Port VC Control Register.](#bookmark241) Default value of this bit is 0b. | RO |

[**7.9.1.6**](7.9.1.6) **VC Resource Capability Register**

The [VC Resource Capability Register](#bookmark249)describes the capabilities and configuration of a particular Virtual Channel resource. [Figure 7-177](#bookmark250)details allocation of register fields in the[VC Resource Capability Register;](#bookmark249)[Table 7-143 pro](#bookmark251)vides the

respective bit definitions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

22 16

0

13 8

23

24

31

7

14

15

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

Port Arbitration Capability Undefined

Reject Snoop Transactions Maximum Time Slots

RsvdP

Port Arbitration Table Offset

Figure 7-177 VC Resource Capability Register Table 7-143 VC Resource Capability Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 7:0 | **Port Arbitration Capability** - Indicates types of Port Arbitration supported by the VC resource. This field is valid for all Switch Ports, Root Ports that support peer-to-peer traffic, and RCRBs, but not for  Endpoints or Root Ports that do not support peer-to-peer traffic.  Each Bit Location within this field corresponds to a [Port Arbitration Capability](#bookmark252)defined below. When  more than 1 bit in this field is Set, it indicates that the VC resource can be configured to provide different arbitration services.  Software selects among these capabilities by writing to the [Port Arbitration Select](#bookmark253)field (see [Section](#bookmark254)  [7.9.1.7 )](#bookmark255).  Defined bit positions are: | | RO |
| **Bit 0**  **Bit 1**  **Bit 2**  **Bit 3**  **Bit 4**  **Bit 5**  **Bits 6-7** | Non-configurable hardware-fixed arbitration scheme, e.g., Round Robin (RR) Weighted Round Robin (WRR) arbitration with 32 phases  WRR arbitration with 64 phases WRR arbitration with 128 phases Time-based WRR with 128 phases WRR arbitration with 256 phases Reserved |
| 14 | **Undefined**- The value read from this bit is undefined. In previous versions of this specification, this bit was used to indicate Advanced Packet Switching. System software must ignore the value read from this bit. | | RO |
| 15 | **Reject Snoop Transactions** - When Clear, transactions with or without the No Snoopbit Set within the TLP header are allowed on this VC. When Set, any transaction for which the No Snoopattribute is  applicable but is not Set within the TLP header is permitted to be rejected as an Unsupported Request. Refer toSection 2.2.6.5for information on where the No Snoopattribute is applicable. This bit is valid for Root Ports and RCRB; it is not valid for Endpoints or Switch Ports. | | HwInit |
| 22:16 | **Maximum TimeSlots** - Indicates the maximum number of timeslots (minus one) that the VC resource is capable of supporting when it is configured for time-based WRR Port Arbitration. For example, a value 000 0000b in this field indicates the supported maximum number of timeslots is 1 and a value of  111 1111b indicates the supported maximum number of timeslots is 128. This field is valid for all Switch Ports, Root Ports that support peer-to-peer traffic, and RCRBs, but is not valid for Endpoints or Root  Ports that do not support peer-to-peer traffic. In addition, this field is valid only when the [Port](#bookmark252)  [Arbitration Capability](#bookmark252)field indicates that the VC resource supports time-based WRR Port Arbitration. | | HwInit |



Page 895

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:24 | **Port Arbitration Table Offset** - Indicates the location of the [Port Arbitration Table](#bookmark256)associated with the VC resource. This field is valid for all Switch Ports, Root Ports that support peer-to-peer traffic, and RCRBs, but is not valid for Endpoints or Root Ports that do not support peer-to-peer traffic.  This field contains the zero-based offset of the table in DQWORDS (16 bytes) from the base address of the [Virtual Channel Extended Capability](#bookmark222)structure. A value of 00h indicates that the table is not present. | RO |

[**7.9.1.7**](7.9.1.7) **VC Resource Control Register**

[Figure 7-178](#bookmark258)details allocation of register fields in the[VC Resource Control Register;](#bookmark257)[Table 7-144 pro](#bookmark259)vides the respective bit definitions.

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 | 30 27 | 26 24 | 23 20 | 19 17 | 16 | 15 8 | 7 | | 0 | |
|  | RsvdP | VC ID | RsvdP |  |  | RsvdP |  | TC/VC | Map |  |

 Load Port Arbitration Table  Port Arbitration Select

VC Enable

Figure 7-178 VC Resource Control Register Table 7-144 VC Resource Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **TC/VC Map** - This field indicates the TCs that are mapped to the VC resource. This field is valid for all Functions.  Bit locations within this field correspond to TC values. For example, when bit 7 is Set in this field, TC7 is mapped to this VC resource. When more than 1 bit in this field is Set, it indicates that multiple TCs are mapped to the VC resource.  In order to remove one or more TCs from the [TC/VC Map](#bookmark260)of an enabled VC, software must ensure that no new or outstanding transactions with the TC labels are targeted at the given Link.  Default value of this field is FFh for the first VC resource and is 00h for other VC resources. Note:  Bit 0 of this field is read-only. It must be Set for the default VC0 and Clear for all other enabled VCs. | RW  (see the  note for  exceptions) |
| 16 | **Load Port Arbitration Table** - When Set, this bit updates the Port Arbitration logic from the [Port](#bookmark262)  [Arbitration Table](#bookmark263)for the VC resource. This bit is valid for all Switch Ports, Root Ports that support  peer-to-peer traffic, and RCRBs, but is not valid for Endpoints or Root Ports that do not support  peer-to-peer traffic. In addition, this bit is only valid when the [Port Arbitration Table](#bookmark264) is used by the selected Port Arbitration scheme (that is indicated by a Set bit in the[Port Arbitration Capability](#bookmark252)field selected by [Port Arbitration Select)](#bookmark265).  Software sets this bit to signal hardware to update Port Arbitration logic with new values stored in [Port](#bookmark266) [Arbitration Table](#bookmark267); clearing this bit has no effect. Software uses the [Port Arbitration Table](#bookmark268)Status bit to confirm whether the new values of[Port Arbitration Table](#bookmark269)are completely latched by the arbitration  logic.  This bit always returns 0b when read. Default value of this bit is 0b. | RW |



Page 896

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 19:17 | **Port Arbitration Select** - This field configures the VC resource to provide a particular Port Arbitration service. This field is valid for RCRBs, Root Ports that support peer-to-peer traffic, and Switch Ports, but is not valid for Endpoints or Root Ports that do not support peer-to-peer traffic.  The permissible value of this field is a number corresponding to one of the asserted bits in the [Port](#bookmark252) [Arbitration Capability](#bookmark252)field of the VC resource. | RW |
| 26:24 | **VCID** - This field assigns a VC ID to the VC resource (see note for exceptions). This field is valid for all Functions.  This field cannot be modified when the VC is already enabled. Note:  For the first VC resource (default VC), this field is read-only and must be hardwired to 000b. | RW |
| 31 | **VC Enable** - This bit, when Set, enables a Virtual Channel (see note 1 for exceptions). The Virtual Channel is disabled when this bit is cleared. This bit is valid for all Functions.  Software must use the[VC Negotiation Pending](#bookmark271) bit to check whether the VC negotiation is complete. Default value of this bit is 1b for the first VC resource and is 0b for other VC resource(s).  Notes:  1. This bit is hardwired to 1b for the default VC (VC0),i.e., writing to this bit has no effect for VC0.  2. To enable a Virtual Channel, the VC Enable bits for that Virtual Channel must be Set in both components on a Link.  3. To disable a Virtual Channel, the VC Enable bits for that Virtual Channel must be cleared in both components on a Link.  4. Software must ensure that no traffic is using a Virtual Channel at the time it is disabled.  5. Software must fully disable a Virtual Channel in both components on a Link before re-enabling the Virtual Channel. | RW |

[**7.9.1.8**](7.9.1.8) **VC Resource Status Register**

[Figure 7-179](#bookmark272)details allocation of register fields in the[VC Resource Status Register;](#bookmark272)[Table 7-145 pro](#bookmark273)vides the respective bit definitions.

|  |  |  |  |
| --- | --- | --- | --- |
| 15 2 | 1 | | 0 |
| RsvdZ |  |  | |

Port Arbitration Table Status  VC Negotiation Pending

Figure 7-179 VC Resource Status Register



Page 897

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-145 VC Resource Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Port Arbitration Table Status** - This bit indicates the coherency status of the[Port Arbitration Table](#bookmark274)  associated with the VC resource. This bit is valid for RCRBs, Root Ports that support peer-to-peer traffic, and Switch Ports, but is not valid for Endpoints or Root Ports that do not support peer-to-peer traffic. In addition, this bit is valid only when the [Port Arbitration Table](#bookmark275)is used by the selected Port Arbitration for the VC resource.  This bit is Set by hardware when any entry of the[Port Arbitration Table](#bookmark276)is written to by software. This bit is Cleared by hardware when hardware finishes loading values stored in the [Port Arbitration Table](#bookmark277)after software sets the [Load Port Arbitration Table](#bookmark261) bit.  Default value of this bit is 0b. | RO |
| 1 | **VC Negotiation Pending** -This bit indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state. This bit is valid for all Functions.  The value of this bit is defined only when the Link is in the DL\_Active state and the Virtual Channel is enabled (its [VC Enable](#bookmark270) bit is Set).  When this bit is Set by hardware, it indicates that the VC resource has not completed the process of negotiation. This bit is Cleared by hardware after the VC negotiation is complete (on exit from the FC\_INIT2 state). For VC0, this bit is permitted to be hardwired to 0b.  Before using a Virtual Channel, software must check whether the[VC Negotiation Pending](#bookmark271) bits for that Virtual Channel are Clear in both components on the Link. | RO |

[**7.9.1.9**](7.9.1.9) **VC Arbitration Table**

The [VC Arbitration Table](#bookmark278) is a read-write register array that is used to store the arbitration table for VC Arbitration. This

register array is valid for all Functions when the selected VC Arbitration uses a WRR table. Functions that do not support WRRVC arbitration are not required to implement a [VC Arbitration Table.](#bookmark278) If it exists, the [VC Arbitration Table](#bookmark278)is located by the [VC Arbitration Table Offset](#bookmark240)field.

The [VC Arbitration Table](#bookmark278) is a register array with fixed-size entries of 4 bits.[Figure 7-180](#bookmark279)depicts the table structure of an example[VC Arbitration Table](#bookmark278)with 32 phases. Each 4-bit table entry corresponds to a phase within a WRR arbitration period. The definition of table entry is depicted in [Table 7-146](#bookmark280). The lower 3 bits (bits 0-2) contain the VC ID value,

indicating that the corresponding phase within the WRR arbitration period is assigned to the Virtual Channel indicated by the VC ID (must be a valid VC ID that corresponds to an enabled VC).


The highest bit (bit 3) of the table entry is Reserved. The length of the table depends on the selected VC Arbitration as shown in [Table 7-147 .](#bookmark281)

When the [VC Arbitration Table](#bookmark278)is used by the default VC Arbitration method, the default values of the table entries must be all zero to ensure forward progress for the default VC (with VC ID of 0).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Byte

Location

31 28 7 4 3 0

|  |
| --- |
| Phase[7] |
| Phase[15] Phase[23] Phase[31] |

|  |  |  |
| --- | --- | --- |
|  | Phase[1] | Phase[0] |
|  | Phase[9] | Phase[8] |
|  | Phase[17] | Phase[16] |
| Phase[25] | Phase[24] |

00h

04h

08h

0Ch

OM14489

Figure 7-180 Example [VC Arbitration Table](#bookmark278)with 32 Phases

Table 7-146 Definition of the 4-bit Entries in the VC Arbitration Table

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 2:0 | VC ID | RW |
| 3 | RsvdP | RW |

Table 7-147 Length of the VC Arbitration Table

|  |  |
| --- | --- |
| [VC Arbitration Select](#bookmark246) | [VC Arbitration Table](#bookmark278) Length |
| 001b | 32 entries |
| 010b | 64 entries |
| 011b | 128 entries |

[**7.9.1.10**](7.9.1.10) **Port Arbitration Table**

The [Port Arbitration Table](#bookmark274) register is a read-write register array that is used to store the WRR or time-based WRR

arbitration table for Port Arbitration for the VC resource. This register array is valid for all Switch Ports, Root Ports that support peer-to-peer traffic, and RCRBs, but is not valid for Endpoints or Root Ports that do not support peer-to-peer

traffic. It is only present when one or more asserted bits in the [Port Arbitration Capability](#bookmark252)field indicate that the

component supports a Port Arbitration scheme that uses a programmable arbitration table. Furthermore, it is only valid when one of the above-mentioned bits in the [Port Arbitration Capability](#bookmark252)field is selected by the [Port Arbitration Select](#bookmark253) field.

The [Port Arbitration Table](#bookmark274) represents one Port arbitration period.[Figure 7-181](#bookmark282)shows the structure of an example[Port](#bookmark274) [Arbitration Table](#bookmark274)with 128 phases and 2-bit table entries. Each table entry containing a Port Number corresponds to a phase within a Port arbitration period. For example, a table with 2-bit entries can be used by a Switch component with up to four Ports. A Port Number written to a table entry indicates that the phase within the Port Arbitration period is

assigned to the selected PCI Express Port (the Port Number must be a valid one).

• When the WRR Port Arbitration is used for a VC of any Egress Port, at each arbitration phase, the Port Arbiter serves one transaction from the Ingress Port indicated by the Port Number of the current phase. When

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

finished, it immediately advances to the next phase. A phase is skipped,i.e., the Port Arbiter simply moves to the next phase immediately if the Ingress Port indicated by the phase does not contain any transaction for the VC (note that a phase cannot contain the Egress Port's Port Number).

• When the Time-based WRR Port Arbitration is used for a VC of any given Port, at each arbitration phase aligning to a virtual timeslot, the Port Arbiter serves one transaction from the Ingress Port indicated by the Port Number of the current phase. It advances to the next phase at the next virtual timeslot. A phase indicates an “idle”

timeslot, i.e., the Port Arbiter does not serve any transaction during the phase, if:

◦ the phase contains the Egress Port's Port Number, or

◦ the Ingress Port indicated by the phase does not contain any transaction for the VC.

◦ The [Port Arbitration Table Entry Size](#bookmark235)field in the [Port VC Capability Register 1](#bookmark230)determines the table entry size. The length of the table is determined by the [Port Arbitration Select](#bookmark253)field as shown in [Table](#bookmark283) [7-148 .](#bookmark284)

◦ When the [Port Arbitration Table](#bookmark274)is used by the default Port Arbitration for the default VC, the default values for the table entries must contain at least one entry for each of the other PCI Express Ports of the component to ensure forward progress for the default VC for each Port. The table may contain RR or RR-like fair Port Arbitration for the default VC.

31 30

|  |  |
| --- | --- |
| Phase[15] |  |
| Phase[31] |
| Phase[47] |
| Phase[63] |
| Phase[79] |
| Phase[95] |  |
| Phase[111] |  |
| Phase[127] |  |

Byte

Location

4 3 2 1 0

00h

04h

08h

0Ch

10h

14h

18h

1Ch

|  |  |  |
| --- | --- | --- |
|  | Phase[1] | Phase[0] |
|  | Phase[17] | Phase[16] |
|  | Phase[33] | Phase[32] |
|  | Phase[49] | Phase[48] |
|  | Phase[65] | Phase[64] |
| Phase[81] | Phase[80] |
| Phase[97] | Phase[96] |
|  | Phase[113] | Phase[112] |

OM14490

Figure 7-181 Example [Port Arbitration Table](#bookmark274)with 128 Phases and 2-bit Table Entries Table 7-148 Length of Port Arbitration Table

|  |  |
| --- | --- |
| [Port Arbitration Select](#bookmark253) | [Port Arbitration Table](#bookmark274) Length |
|  |
| 001b | 32 entries |
| 010b | 64 entries |
| 011b | 128 entries |