5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |
| --- | --- |
| Port Arbitration Select | Port Arbitration Table Length |
|  |
| 100b | 128 entries |
| 101b | 256 entries |

**7.9.2 Multi-Function Virtual Channel Extended Capability**

The [Multi-Function Virtual Channel Extended Capability](#bookmark1) (**MFVC Capability**) is an optional Extended Capability that

permits enhanced QoS management in a Multi-Function Device, including TC/VC mapping, optional VC arbitration, and optional Function arbitration for Upstream Requests. When implemented, the MFVC Capability structure must be

present in the Extended Configuration Space of Function 0 of the Multi-Function Device’s Upstream Port.[Figure 7-182](#bookmark2) provides a high level view of the MFVC Capability structure. This MFVC Capability structure controls Virtual Channel

assignment at the PCI Express Upstream Port of theMulti-Function Device, while a VC Capabilitystructure, if present in a Function, controls the Virtual Channel assignment for that individual Function.

The number of (extended) Virtual Channels is indicated by the [Extended VC Count](#bookmark3)field in the Port VC Capability Register

1. Software must interpret this field to determine the availability of extended VC Resource registers.

A Multi-Function Deviceis permitted to have an MFVC Capability structure even if none of its Functions have a VC

Capabilitystructure. However, an MFVC Capability structure is permitted only in Function 0 in the Upstream Port of a Multi-Function Device.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Byte Offset

Extended VC Count

16 15

0

31

00h

04h

08h

0Ch

10h

14h

18h

|  |  |  |  |
| --- | --- | --- | --- |
| PCI Express Extended Capability Header | | | |
| Port VC Capability Register 1 | | | n (2:0) |
| VCArb Table Offset (31:24) | Port VC Capability Register 2 | | |
| Port VC Status Register | | Port VC Control Register | |
| Function Arb Table Offset (31:24) | VC Resource Capability Register (0) | | |
| VC Resource Control Register (0) | | | |
| VC Resource Status Register (0) | | RsvdP | |



10h + n \* 0Ch

|  |  |
| --- | --- |
| Futsi r:le VC Resource Capability Register (n)  VC Resource Control Register (n) | |
| VC Resource Status Register (n) | RsvdP |

14h + n \* 0Ch

18h + n \* 0Ch

VAT\_Offset \* 10h FAT\_Offset(0) \* 10h FAT\_Offset(n) \* 10h

|  |
| --- |
| VC Arbitration Table |

|  |
| --- |
| Function Arbitration Table (0) |

|  |
| --- |
| Function Arbitration Table (n) |

A-0409B

Figure 7-182 [MFVC Capability](#bookmark1)Structure

The following sections describe the registers/fields of the MFVC Capability structure.

[**7.9.2.1**](7.9.2.1) **MFVC Extended Capability Header (Offset 00h)**

Refer toSection 7.6.3for a description of the PCI Express Extended Capability header. The Extended Capability ID for the MFVC Capability is 0008h.[Figure 7-183](#bookmark4)details allocation of register fields in the MFVC Extended Capability header;[Table](#bookmark5) [7-149](#bookmark6)provides the respective bit definitions.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-183 MFVC Extended Capability Header Table 7-149 MFVC Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  The Extended Capability ID for the MFVC Capability is 0008h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.9.2.2**](7.9.2.2) **MFVC Port VC Capability Register 1 (Offset 04h)**

The [MFVC Port VC Capability Register 1](#bookmark7)describes the configuration of the Virtual Channels associated with a PCI Express Port of theMulti-Function Device.[Figure 7-184 det](#bookmark7)ails allocation of register fields in the[MFVC Port VC Capability Register](#bookmark7) [1;](#bookmark7)[Table 7-150 pro](#bookmark8)vides the respective bit definitions.

31 12 11 10 9 8 7 6 4 3 2 0

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

Extended VC Count

RsvdP

Low Priority Extended VC Count

RsvdP

Reference Clock

Function Arbitration Table Entry Size

Figure 7-184 MFVC Port VC Capability Register 1

|  |
| --- |
| 19 16 |
|  |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-150 MFVC Port VC Capability Register 1

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 2:0 | **Extended VC Count** - Indicates the number of (extended) Virtual Channels in addition to the default VC supported by the device.  This value indicates the number of (extended) VC Resource Capability, Control, and Status registers that are present in Configuration Space in addition to the required VC Resource registers for the default VC. The minimum value of this field is 0 (for devices that only support the default VC and only have 1 set of VC Resource Registers for that VC). The maximum value is 7. | | RO |
| 6:4 | **Low Priority Extended VC Count** - Indicates the number of (extended) Virtual Channels in addition to the default VC belonging to the low-priority VC (LPVC) group that has the lowest priority with respect to  other VC resources in a strict-priority VC Arbitration.  The minimum value of this field is 000band the maximum value is [Extended VC Count.](#bookmark9) | | RO |
| 9:8 | **Reference Clock** - Indicates the reference clock for Virtual Channels that support time-based WRR Function Arbitration.  Defined encodings are:  **00b** 100 ns reference clock  **01b - 11b** Reserved | | RO |
| 11:10 | **Function Arbitration Table Entry Size** - Indicates the size (in bits) of Function Arbitration table entry in the device.  Defined encodings are: | | RO |
| **00b 01b 10b 11b** | Size of Function Arbitration table entry is 1 bit Size of Function Arbitration table entry is 2 bits Size of Function Arbitration table entry is 4 bits Size of Function Arbitration table entry is 8 bits |

[**7.9.2.3**](7.9.2.3) **MFVC Port VC Capability Register 2 (Offset 08h)**

The [MFVC Port VC Capability Register 2](#bookmark12) provides further information about the configuration of the Virtual Channels associated with a PCI Express Port of theMulti-Function Device.[Figure 7-185 det](#bookmark13)ails allocation of register fields in the [MFVC Port VC Capability Register 2;](#bookmark12)[Table 7-151 pro](#bookmark14)vides the respective bit definitions.

|  |  |  |
| --- | --- | --- |
| 31 24 | 23 8 | 7 0 |
|  | RsvdP |  |

VC Arbitration Capability  VC Arbitration Table Offset

Figure 7-185 MFVC Port VC Capability Register 2

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-151 MFVC Port VC Capability Register 2

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 7:0 | **VC Arbitration Capability** - Indicates the types of VC Arbitration supported by the device for the LPVC group. This field is valid for all devices that report a[Low Priority Extended VC Count](#bookmark10)greater than 0.  Each Bit Location within this field corresponds to a[VC Arbitration Capability](#bookmark15)defined below. When more than 1 bit in this field is Set, it indicates that the device can be configured to provide different VC  arbitration services.  Defined bit positions are: | | RO |
| **Bit 0**  **Bit 1**  **Bit 2**  **Bit 3**  **Bits 4-7** | Hardware fixed arbitration scheme, e.g., Round Robin Weighted Round Robin (WRR) arbitration with 32 phases WRR arbitration with 64 phases  WRR arbitration with 128 phases Reserved |
| 31:24 | **VC Arbitration Table Offset** - Indicates the location of the [MFVC VC Arbitration Table.](#bookmark16)  This field contains the zero-based offset of the table in DQWORDS (16 bytes) from the base address of the MFVC Capability structure. A value of 00h indicates that the table is not present. | | RO |

[**7.9.2.4**](7.9.2.4) **MFVC Port VC Control Register (Offset 0Ch)**

[Figure 7-186](#bookmark18)details allocation of register fields in the Port VC Control register;[Table 7-152](#bookmark19)provides the respective bit definitions.

|  |  |  |
| --- | --- | --- |
| 15 4 | 3 1 | 0 |
| RsvdP |  |  |

 Load VC Arbitration Table

 VC Arbitration Select

Figure 7-186 MFVC Port VC Control Register Table 7-152 MFVC Port VC Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Load VC Arbitration Table** - Used by software to update the [MFVC VC Arbitration Table.](#bookmark21) This bit is valid when the selected VC Arbitration uses the [MFVC VC Arbitration Table.](#bookmark22)  Software Sets this bit to request hardware to apply new values programmed into [MFVC VC Arbitration](#bookmark23) [Table](#bookmark24); Clearing this bit has no effect. Software checks the [VC Arbitration Table Status](#bookmark25) bit to confirm that new values stored in the [MFVC VC Arbitration Table](#bookmark26)are latched by the VC arbitration logic.  This bit always returns 0b when read. | RW |
| 3:1 | **VC Arbitration Select** - Used by software to configure the VC arbitration by selecting one of the  supported VC Arbitration schemes indicated by the [VC Arbitration Capability](#bookmark15)field in the [MFVC Port VC](#bookmark12) [Capability Register 2.](#bookmark12) | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | The permissible values of this field are numbers corresponding to one of the asserted bits in the [VC](#bookmark15) [Arbitration Capability](#bookmark15)field.  This field cannot be modified when more than one VC in the LPVC group is enabled. |  |

[**7.9.2.5**](7.9.2.5) **MFVC Port VC Status Register (Offset 0Eh)**

The [MFVC Port VC Status Register](#bookmark27) provides status of the configuration of Virtual Channels associated with a Port of the Multi-Function Device.[Figure 7-187 det](#bookmark28)ails allocation of register fields in the[MFVC Port VC Status Register;](#bookmark27)[Table 7-153](#bookmark29) provides the respective bit definitions.

|  |  |
| --- | --- |
| 15 1 | 0 |
| RsvdZ |  |

YVC Arbitration Table Status

Figure 7-187 MFVC Port VC Status Register Table 7-153 MFVC Port VC Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **VC Arbitration Table Status** - Indicates the coherency status of the[MFVC VC Arbitration Table.](#bookmark30) This bit is valid when the selected VC uses the [MFVC VC Arbitration Table.](#bookmark31)  This bit is Set by hardware when any entry of the[MFVC VC Arbitration Table](#bookmark32)is written by software. This bit is Cleared by hardware when hardware finishes loading values stored in the [MFVC VC Arbitration](#bookmark33)  [Table](#bookmark34)after software sets the[Load VC Arbitration Table](#bookmark20) bit in the [MFVC Port VC Control Register.](#bookmark17) Default value of this bit is 0b. | RO |

[**7.9.2.6**](7.9.2.6) **MFVC VC Resource Capability Register**

The [MFVC VC Resource Capability Register](#bookmark35)describes the capabilities and configuration of a particular Virtual Channel resource.[Figure 7-188](#bookmark36)details allocation of register fields in the[MFVC VC Resource Capability Register;](#bookmark35)[Table 7-154](#bookmark37) provides the respective bit definitions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

31

0

8

16

22

24

23

7

15

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

Function Arbitration Capability Maximum Time Slots

RsvdP

Function Arbitration Table Offset

Figure 7-188 MFVC VC Resource Capability Register Table 7-154 MFVC VC Resource Capability Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 7:0 | **Function Arbitration Capability** - Indicates types of Function Arbitration supported by the VC resource. Each Bit Location within this field corresponds to a [Function Arbitration Capability](#bookmark38)defined below. When more than 1 bit in this field is Set, it indicates that the VC resource can be configured to provide different arbitration services.  Software selects among these capabilities by writing to the [Function Arbitration Select](#bookmark39)field (see [Section](#bookmark40)  [7.9.2.7 )](#bookmark41).  Defined bit positions are: | | RO |
| **Bit 0**  **Bit 1**  **Bit 2**  **Bit 3**  **Bit 4**  **Bit 5**  **Bits 6-7** | Non-configurable hardware-fixed arbitration scheme, e.g., Round Robin (RR) Weighted Round Robin (WRR) arbitration with 32 phases  WRR arbitration with 64 phases WRR arbitration with 128 phases Time-based WRR with 128 phases WRR arbitration with 256 phases Reserved |
| 22:16 | **Maximum TimeSlots** - Indicates the maximum number of timeslots (minus 1) that the VC resource is capable of supporting when it is configured for time-based WRR Function Arbitration. For example, a value of 000 0000b in this field indicates the supported maximum number of timeslots is 1 and a value of 111 1111b indicates the supported maximum number of timeslots is 128.  This field is valid only when the[Function Arbitration Capability](#bookmark38)indicates that the VC resource supports time-based WRR Function Arbitration. | | HwInit |
| 31:24 | **Function Arbitration Table Offset** - Indicates the location of the Function Arbitration Table associated with the VC resource.  This field contains the zero-based offset of the table in DQWORDS (16 bytes) from the base address of the MFVC Capability structure. A value of 00h indicates that the table is not present. | | RO |

[**7.9.2.7**](7.9.2.7) **MFVC VC Resource Control Register**

[Figure 7-189](#bookmark42)details allocation of register fields in the[MFVC VC Resource Control Register;](#bookmark41)[Table 7-155 pro](#bookmark43)vides the respective bit definitions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 | 30 27 | 26 24 | 23 20 | 19 17 | 16 | 15 8 | 7 | | 0 | |
|  | RsvdP | VC ID | RsvdP |  |  | RsvdP |  | TC/VC | Map |  |

 Load Function Arbitration Table  Function Arbitration Select

VC Enable

Figure 7-189 MFVC VC Resource Control Register Table 7-155 MFVC VC Resource Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **TC/VC Map** - This field indicates the TCs that are mapped to the VC resource.  Bit Locations within this field correspond to TC values. For example, when bit 7 is Set in this field, TC7 is mapped to this VC resource. When more than 1 bit in this field is Set, it indicates that multiple TCs are mapped to the VC resource.  In order to remove one or more TCs from the [TC/VC Map](#bookmark44)of an enabled VC, software must ensure that no new or outstanding transactions with the TC labels are targeted at the given Link.  Default value of this field is FFh for the first VC resource and is 00h for other VC resources. Note:  Bit 0 of this field is read-only. It must be hardwired to 1b for the default VC0 and hardwired to 0bfor all other enabled VCs. | RW(see  the note  for  exceptions) |
| 16 | **Load Function Arbitration Table** - When Set, this bit updates the Function Arbitration logic from the Function Arbitration Table for the VC resource. This bit is only valid when the Function Arbitration  Table is used by the selected Function Arbitration scheme (that is indicated by a Set bit in the [Function](#bookmark38) [Arbitration Capability](#bookmark38)fieldselected by [Function Arbitration Select)](#bookmark46).  Software sets this bit to signal hardware to update Function Arbitration logic with new values stored in the Function Arbitration Table; clearing this bit has no effect. Software uses the Function Arbitration Table Status bit to confirm whether the new values of Function Arbitration Table are completely  latched by the arbitration logic.  This bit always returns 0b when read. Default value of this bit is 0b. | RW |
| 19:17 | **Function Arbitration Select** - This field configures the VC resource to provide a particular Function Arbitration service.  The permissible value of this field is a number corresponding to one of the asserted bits in the [Function Arbitration Capability](#bookmark38)field of the VC resource. | RW |
| 26:24 | **VCID** - This field assigns a[VC ID](#bookmark47)to the VC resource (see note for exceptions). This field cannot be modified when the VC is already enabled.  Note:  For the first VC resource (default VC), this field is a read-only field that must be hardwired to 000b. | RW |
| 31 | **VC Enable** - When Set, this bit enables a Virtual Channel (see note 1 for exceptions). The Virtual Channel is disabled when this bit is cleared.  Software must use the[VC Negotiation Pending](#bookmark49) bit to check whether the VC negotiation is complete. Default value of this bit is 1b for the first VC resource and 0b for other VC resource(s). | RW |



Page 908

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Notes:  1. This bit is hardwired to 1b for the default VC (VC0),i.e., writing to this field has no effect for VC0.  2. To enable a Virtual Channel, the [VC Enable](#bookmark48) bits for that Virtual Channel must be Set in both components on a Link.  3. To disable a Virtual Channel, the [VC Enable](#bookmark48) bits for that Virtual Channel must be Cleared in both components on a Link.  4. Software must ensure that no traffic is using a Virtual Channel at the time it is disabled.  5. Software must fully disable a Virtual Channel in both components on a Link before re-enabling the Virtual Channel. |  |

[**7.9.2.8**](7.9.2.8) **MFVC VC Resource Status Register**

[Figure 7-190](#bookmark50)details allocation of register fields in the[MFVC VC Resource Status Register;](#bookmark50)[Table 7-156 pro](#bookmark51)vides the respective bit definitions.

|  |  |  |  |
| --- | --- | --- | --- |
| 15 2 | 1 | | 0 |
| RsvdZ |  |  | |

Function Arbitration Table Status  VC Negotiation Pending

Figure 7-190 MFVC VC Resource Status Register Table 7-156 MFVC VC Resource Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Function Arbitration Table Status** - This bit indicates the coherency status of the Function Arbitration Table associated with the VC resource. This bit is valid only when the Function Arbitration Table is used by the selected Function Arbitration for the VC resource.  This bit is Set by hardware when any entry of the Function Arbitration Table is written to by software.  This bit is Cleared by hardware when hardware finishes loading values stored in the Function Arbitration Table after software sets the [Load Function Arbitration Table](#bookmark45) bit.  Default value of this bit is 0b. | RO |
| 1 | **VC Negotiation Pending** - This bit indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state.  When this bit is Set by hardware, it indicates that the VC resource is still in the process of negotiation. This bit is Cleared by hardware after the VC negotiation is complete. For a non-default Virtual Channel, software may use this bit when enabling or disabling the VC. For the default VC, this bit indicates the status of the process of Flow Control initialization. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Before using a Virtual Channel, software must check whether the[VC Negotiation Pending](#bookmark52) bits for that Virtual Channel are Clear in both components on a Link. |  |

[**7.9.2.9**](7.9.2.9) **MFVC VC Arbitration Table**

The definition of the [MFVC VC Arbitration Table](#bookmark53)in the MFVC Capability structure is identical to that in the VC Capability structure (seeSection 7.9.1.9).

[**7.9.2.10**](7.9.2.10) **Function Arbitration Table**

The [Function Arbitration Table](#bookmark54) register in the MFVC Capability structure takes the same form as the Port Arbitration Table register in theVC Capabilitystructure (seeSection 7.9.1.10).

The [Function Arbitration Table](#bookmark54) register is a read-write register array that is used to store the WRR or time-based WRR

arbitration table for Function Arbitration for the VC resource. It is only present when one or more asserted bits in the

[Function Arbitration Capability](#bookmark38)field indicate that the Multi-Function Devicesupports a Function Arbitration scheme that uses a programmable arbitration table. Furthermore, it is only valid when one of the above-mentioned bits in the

[Function Arbitration Capability](#bookmark38)field is selected by the [Function Arbitration Select](#bookmark46)field.

The [Function Arbitration Table](#bookmark54) represents one Function arbitration period. Each table entry containing a Function

Number or Function Group155 Number corresponds to a phase within a Function Arbitration period. The table entry size requirements are as follows:

• The table entry size for non-ARI devices must support enough values to specify all implemented Functions plus at least one value that does not correspond to an implemented Function. For example, a table with 2-bit

entries can be used by a Multi-Function Devicewith up to three Functions.

• The table entry size for ARI Devices must be either 4 bits or 8 bits.

。 If MFVC Function Groups are enabled, each entry maps to a singleFunction Group. Arbitration

between multiple Functions within a Function Groupis implementation specific, but must guarantee forward progress.

。 If MFVC Function Groups are not enabled and 4-bit entries are implemented, a given entry maps to all Functions whose Function Number modulo 8 matches its value. Similarly, if 8-bit entries are

implemented, a given entry maps to all Functions whose Function Number modulo 128 matches its value. If a given entry maps to multiple Functions, arbitration between those Functions is

implementation specific, but must guarantee forward progress.

A Function Number or Function Group Numberwritten to a table entry indicates that the phase within the Function Arbitration period is assigned to the selected Function or Function Group (the Function Number or Function Group Numbermust be a valid one).

• When the WRR Function Arbitration is used for a VC of the Egress Port of theMulti-Function Device, at each

arbitration phase the Function Arbiter serves one transaction from the Function or Function Groupindicated by the Function Number or Function Group Numberof the current phase. When finished, it immediately

advances to the next phase. A phase is skipped,i.e., the Function Arbiter simply moves to the next phase

immediately if the Function or Function Groupindicated by the phase does not contain any transaction for the VC.



155. If an ARI Device supports MFVC Function Groups capability and ARI-aware software enables it, arbitration is based on Function Groups instead of Functions. See Section 7.8.7 .

Page 910

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• When the Time-based WRR Function Arbitration is used for a VC of the Egress Port of theMulti-Function Device, at each arbitration phase aligning to a virtual timeslot, the Function Arbiter serves one transaction from the

Function or Function Groupindicated by the Function Number or Function Group Numberof the current

phase. It advances to the next phase at the next virtual timeslot. A phase indicates an “idle” timeslot, i.e., the Function Arbiter does not serve any transaction during the phase, if:

。 the phase contains the Number of a Function or a Function Groupthat does not exist, or

。 the Function or Function Groupindicated by the phase does not contain any transaction for the VC.

The [Function Arbitration Table Entry Size](#bookmark11)field in the [MFVC Port VC Capability Register 1](#bookmark7)determines the table entry size. The length of the table is determined by the [Function Arbitration Select](#bookmark46)field as shown in [Table 7-157 .](#bookmark55)

When the [Function Arbitration Table](#bookmark54)is used by the default Function Arbitration for the default VC, the default values for the table entries must contain at least one entry for each of the active Functions or Function Groups in the

Multi-Function Deviceto ensure forward progress for the default VC for the Multi-Function Device’s Upstream Port. The table may contain RR or RR-like fair Function Arbitration for the default VC.

Table 7-157 Length of Function Arbitration Table

|  |  |
| --- | --- |
| [Function Arbitration Select](#bookmark46) | Function Arbitration Table Length |
|  |
| 001b | 32 entries |
| 010b | 64 entries |
| 011b | 128 entries |
| 100b | 128 entries |
| 101b | 256 entries |

**7.9.3 Device Serial Number Extended Capability**

The [Device Serial Number Extended Capability](#bookmark56)is an optional Extended Capability that may be implemented by any PCI

Express device Function. The Device Serial Number is a read-only 64-bit value that is unique for a given PCI Express device.[Figure 7-191](#bookmark57)details allocation of register fields in the Device Serial Number Extended Capability structure. It is permitted but not recommended for RCiEPsto implement this Capability.

RCiEPsthat implement this Capability are permitted but not required to return the same Device Serial Number value as that reported by other RCiEPsof the same Root Complex.

All Multi-Function DeviceDevices other than RCiEPsthat implement this Capability must implement it for Function 0; other Functions that implement this Capability must return the same Device Serial Number value as that reported by Function 0.

RCiEPs are permitted to implement or not implement this Capability on an individual basis, independent of whether they are part of a Multi-Function Device.

A PCI Express component other than a Root Complex containing multiple Devices such as a PCI Express Switch that implements this Capability must return the same Device Serial Number for each device.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | |
| Serial Number Register (Lower DW) | | | |
| Serial Number Register (Upper DW) | | | |

Figure 7-191 [Device Serial Number Extended Capability](#bookmark56)Structure

Byte Offset

+000h +004h +008h

[**7.9.3.1**](7.9.3.1) **Device Serial Number Extended Capability Header (Offset 00h)**

[Figure 7-192](#bookmark58)details allocation of register fields in the[Device Serial Number Extended Capability Header;](#bookmark58)[Table 7-158](#bookmark59) provides the respective bit definitions. Refer toSection 7.6.3for a description of the PCI Express Extended Capability header. The Extended Capability ID for the [Device Serial Number Extended Capability](#bookmark56)is 0003h.

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-192 Device Serial Number Extended Capability Header Table 7-158 Device Serial Number Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  Extended Capability ID for the [Device Serial Number Extended Capability](#bookmark56)is 0003h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.3.2**](7.9.3.2) **Serial Number Register (Offset 04h)**

The Serial Number register is a 64-bit field that contains the IEEE defined 64-bit extended unique identifier [EUI-64]. [Figure 7-193](#bookmark60)details allocation of register fields in the Serial Number register;[Table 7-159](#bookmark61)provides the respective bit definitions.

 63 0

PCI Express Device Serial Number



Figure 7-193 Serial Number Register Table 7-159 Serial Number Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 63:0 | **PCI Express Device Serial Number** - This field contains the IEEE defined 64-bit Extended Unique Identifier [EUI-64]. This identifier includes a 24-bit company id value assigned by IEEE registration authority and a 40-bit extension identifier assigned by the manufacturer.  PCI Express Device Serial Number[07:00] = EUI[63:56] PCI Express Device Serial Number[15:08] = EUI[55:48] PCI Express Device Serial Number[23:16] = EUI[47:40] PCI Express Device Serial Number[31:24] = EUI[39:32] PCI Express Device Serial Number[39:32] = EUI[31:24] PCI Express Device Serial Number[47:40] = EUI[23:16] PCI Express Device Serial Number[55:48] = EUI[15:08] PCI Express Device Serial Number[63:56] = EUI[07:00] | RO |

**7.9.4 Vendor-Specific Capability**

The [Vendor-Specific Capability](#bookmark62)is a capability structure in PCI-compatible Configuration Space (first 256 bytes) as shown in [Figure 7-194 .](#bookmark63)

The [Vendor-Specific Capability](#bookmark62)allows device vendors to use the Capability mechanism for vendor-specific information. The layout of the information is vendor-specific, except for the first three bytes, as explained below.

Byte Offset

+000h +004h +008h +00Ch

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | | | | | | | | Capability Length | | | | | | | | Next Capability Pointer | | | | | | | | Capability ID | | | | | | | | |
| Vendor-Specific Information | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Figure 7-194 [Vendor-Specific Capability](#bookmark62)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-160 Vendor-Specific Capability

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Capability ID** - Indicates the PCI Express Capability structure. This field must return a Capability ID of 09h indicating that this is a [Vendor-Specific Capability](#bookmark62)structure. | RO |
| 15:8 | **Next Capability Pointer** - This field contains the offset to the next PCI Capability structure or 00h if no other items exist in the linked list of Capabilities. | RO |
| 23:16 | **Capability Length** - This field provides the number of bytes in the Capability structure (including the three bytes consumed by the Capability ID, Next Capability Pointer, and Capability Length field). | RO |
| 31:24 | **Vendor Specific Information** | Vendor Specific |

**7.9.5 Vendor-Specific Extended Capability**

The [Vendor-Specific Extended Capability](#bookmark64) (**VSEC Capability**) is an optional Extended Capability that is permitted to be implemented by any PCI Express Function or RCRB. This allows PCI Express component vendors to use the Extended Capability mechanism to expose vendor-specific registers.

A single PCI Express Function or RCRBis permitted to contain multiple VSEC structures.

An example usage is a set of vendor-specific features that are intended to go into an on-going series of components from that vendor. AVSEC structure can tell vendor-specific software which features a particular component supports,

including components developed after the software was released.

[Figure 7-195](#bookmark65)details allocation of register fields in the VSEC structure. The structure of the[Vendor-Specific Extended](#bookmark66) [Capability Header](#bookmark67)and the [Vendor-Specific Header](#bookmark68)is architected by this specification.

With a PCI Express Function, the structure and definition of the vendor-specific Registers area is determined by the

vendor indicated by the [Vendor ID](#bookmark69)field located at byte offset 00h in PCI-compatible Configuration Space. With an RCRB, a VSEC is permitted only if the RCRBalso contains an [RCRB Header Extended Capability](#bookmark70)structure, which contains a

[Vendor ID](#bookmark71)field indicating the vendor.

|  |  |  |  |
| --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | |
| Vendor-Specific Header | | | |
| Vendor-Specific Registers | | | |

Figure 7-195 [VSEC Capability](#bookmark64)Structure

Byte Offset +000h

+004h +008h +00Ch +010h

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.5.1**](7.9.5.1) **Vendor-Specific Extended Capability Header (Offset 00h)**

[Figure 7-196](#bookmark72)details allocation of register fields in the[Vendor-Specific Extended Capability Header;](#bookmark66)[Table 7-161 pro](#bookmark73)vides the respective bit definitions. Refer toSection 7.6.3for a description of the PCI Express Extended Capability Header. The Extended Capability ID for the [Vendor-Specific Extended Capability](#bookmark64)is 000Bh.

|  |
| --- |
| 19 16 |
|  |

31 20

Next Capability Offset

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-196 Vendor-Specific Extended Capability Header Table 7-161 Vendor-Specific Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  Extended Capability ID for the [Vendor-Specific Extended Capability](#bookmark64)is 000Bh. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.9.5.2**](7.9.5.2) **Vendor-Specific Header (Offset 04h)**

[Figure 7-197](#bookmark75)details allocation of register fields in the[Vendor-Specific Header;](#bookmark74)[Table 7-162 pro](#bookmark76)vides the respective bit definitions.

Vendor-specific software must qualify the associated [Vendor ID](#bookmark77)of the PCI Express Function or RCRB before attempting to interpret the values in the [VSEC ID](#bookmark78)or [VSEC Rev](#bookmark79)fields.

15 0

19 16

31 20

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| VSEC Length |  |  |  | VSEC ID |  |

VSEC Rev

Figure 7-197 Vendor-Specific Header

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-162 Vendor-Specific Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **VSECID** - This field is a vendor-defined ID number that indicates the nature and format of the VSEC structure.  Software must qualify the[Vendor ID](#bookmark81) before interpreting this field. | RO |
| 19:16 | **VSEC Rev** - This field is a vendor-defined version number that indicates the version of the VSEC structure.  Software must qualify the[Vendor ID](#bookmark82)and [VSEC ID](#bookmark80) before interpreting this field. | RO |
| 31:20 | **VSEC Length** - This field indicates the number of bytes in the entire VSEC structure, including the [Vendor-Specific Extended Capability Header,](#bookmark66) the [Vendor-Specific Header,](#bookmark74) and the vendor-specific registers. | RO |

**7.9.6 Designated Vendor-Specific Extended Capability (DVSEC)**

The [Designated Vendor-Specific Extended Capability](#bookmark83) (**DVSEC Capability**) is an optional Extended Capability that is

permitted to be implemented by any PCI Express Function or RCRB. This allows PCI Express component vendors to use the Extended Capability mechanism to expose vendor-specific registers that can be present in components by a variety of vendors.

A single PCI Express Function or RCRBis permitted to contain multiple [DVSEC Capability](#bookmark83)structures.

An example usage is a set of vendor-specific features that are intended to go into an on-going series of components from a collection of vendors. A [DVSEC Capability](#bookmark83)structure can tell vendor-specific software which features a particular

component supports, including components developed after the software was released.

[Figure 7-198](#bookmark84)details allocation of register fields in the[DVSEC Capability](#bookmark83)structure. The structure of thePCI Express Extended Capability Headerand the Designated Vendor-Specific header is architected by this specification.

The DVSEC Vendor-Specific Register area begins at offset 0Ah.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | |
| Designated Vendor-Specific Header 1 | | | | |
| DVSEC Vendor-Specific Registers | | Designated Vendor-Specific Header 2 | | |
|  | | |

Figure 7-198 [Designated Vendor-Specific Extended Capability](#bookmark83)

Byte Offset +000h

+004h +008h +00Ch +010h

15 0

19 16

31 20

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.6.1**](7.9.6.1) **Designated Vendor-Specific Extended Capability Header (Offset 00h)**

[Figure 7-199](#bookmark86)details allocation of register fields in the[Designated Vendor-Specific Extended Capability Header;](#bookmark85)[Table](#bookmark87) [7-163](#bookmark88)provides the respective bit definitions. Refer to[Section 7.9.3f](#bookmark56)or a description of the PCI Express Extended

Capability Header. The Extended Capability ID for the [Designated Vendor-Specific Extended Capability](#bookmark83)is 0023h.

|  |
| --- |
| 19 16 |
|  |

31 20

Next Capability Offset

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-199 Designated Vendor-Specific Extended Capability Header Table 7-163 Designated Vendor-Specific Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  Extended Capability ID for the [Designated Vendor-Specific Extended Capability](#bookmark83)is 0023h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.9.6.2**](7.9.6.2) **Designated Vendor-Specific Header 1 (Offset 04h)**

[Figure 7-200](#bookmark90)details allocation of register fields in the[Designated Vendor-Specific Header 1;](#bookmark89)[Table 7-164 pro](#bookmark91)vides the respective bit definitions.

Vendor-specific software must qualify the[DVSEC Vendor ID](#bookmark92) before attempting to interpret the[DVSEC Revision](#bookmark93)field.

|  |  |  |  |
| --- | --- | --- | --- |
| DVSEC Length |  | | DVSEC Vendor ID |
|  | |  | |

DVSEC Revision

Figure 7-200 Designated Vendor-Specific Header 1

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-164 Designated Vendor-Specific Header 1

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **DVSEC Vendor ID** - This field is the Vendor ID associated with the vendor that defined the contents of this capability. | RO |
| 19:16 | **DVSEC Revision** - This field is a vendor-defined version number that indicates the version of the DVSEC structure.  Software must qualify the[DVSEC Vendor ID](#bookmark94)and [DVSEC ID](#bookmark95) before interpreting this field. | RO |
| 31:20 | **DVSEC Length** - This field indicates the number of bytes in the entire DVSEC structure, including thePCI Express Extended Capability Header, the DVSEC Header 1, DVSEC Header 2, and DVSEC vendor-specific registers. | RO |

[**7.9.6.3**](7.9.6.3) **Designated Vendor-Specific Header 2 (Offset 08h)**

[Figure 7-201](#bookmark96)details allocation of register fields in the[Designated Vendor-Specific Header 2;](#bookmark96)[Table 7-165 pro](#bookmark97)vides the respective bit definitions.

Vendor-specific software must qualify the[DVSEC Vendor ID](#bookmark94) before attempting to interpret the[DVSEC ID](#bookmark98)field.

15 0

DVSEC ID

Figure 7-201 Designated Vendor-Specific Header 2 Table 7-165 Designated Vendor-Specific Header 2

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **DVSECID** - This field is a vendor-defined ID that indicates the nature and format of the DVSEC structure. Software must qualify the[DVSEC Vendor ID](#bookmark94) before interpreting this field. | RO |

**7.9.7 RCRB Header Extended Capability**

The PCI Express[RCRB Header Extended Capability](#bookmark98)is an optional Extended Capability that may be implemented in an RCRBto provide a [Vendor ID](#bookmark100)and [Device ID](#bookmark101)for the RCRBand to permit the management of parameters that affect the behavior of Root Complex functionality associated with the RCRB.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 | |
| PCI Express Extended Capability Header | | | | | | |
| Device ID | | |  | Vendor ID | |  |
|  | | RCRB Capabilities Register | |  | | |
| RCRB Control Register | | | | | | |
| RsvdZ | | | | | | |

Figure 7-202 [RCRB Header Extended Capability](#bookmark70)Structure

Byte Offset +000h

+004h +008h +00Ch +010h

[**7.9.7.1**](7.9.7.1) **RCRB Header Extended Capability Header (Offset 00h)**

[Figure 7-203](#bookmark102)details allocation of register fields in the[RCRB Header Extended Capability Header.](#bookmark102)[Table 7-166 pro](#bookmark103)vides the respective bit definitions. Refer toSection 7.6.3for a description of the PCI Express Enhanced Capabilities header. The Extended Capability ID for the [RCRB Header Extended Capability](#bookmark70)is 000Ah.

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-203 RCRB Header Extended Capability Header Table 7-166 RCRB Header Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  Extended Capability ID for the [RCRB Header Extended Capability](#bookmark70)is 000Ah. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.7.2**](7.9.7.2) **RCRB Vendor ID and Device ID register (Offset 04h)**

[Figure 7-204](#bookmark104)details allocation of register fields in the [RCRB Vendor ID and Device ID register;](#bookmark104)[Table 7-167 pro](#bookmark105)vides the respective bit definitions.

15 0

31 16

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  | Device ID |  | Vendor ID |  |  |

Figure 7-204 RCRB Vendor ID and Device ID register Table 7-167 RCRB Vendor ID and Device ID register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **Vendor ID** - PCI-SIG assigned. Analogous to the equivalent field in PCI-compatible Configuration Space. This field provides a means to associate an RCRBwith a particular vendor. | RO |
| 31:16 | **Device ID** - Vendor assigned. Analogous to the equivalent field in PCI-compatible Configuration Space. This field provides a means for a vendor to classify a particular RCRB. | RO |

[**7.9.7.3**](7.9.7.3) **RCRB Capabilities register (Offset 08h)**

[Figure 7-205](#bookmark106)details allocation of register fields in the[RCRB Capabilities register;](#bookmark106)[Table 7-168 pro](#bookmark107)vides the respective bit definitions.

|  |  |
| --- | --- |
| 31 1 | 0 |
| RsvdP |  |

CRS Software Visibility

Figure 7-205 RCRB Capabilities register Table 7-168 RCRB Capabilities register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **CRS Software Visibility** - When Set, this bit indicates that the Root Complex is capable of returning  Configuration Request Retry Status (CRS) Completion Status to software for all Root Ports and integrated devices associated with this RCRB (see Section 2.3.1). | RO |

[**7.9.7.4**](7.9.7.4) **RCRB Control register (Offset 0Ch)**

[Figure 7-206](#bookmark109)details allocation of register fields in the[RCRB Control register;](#bookmark108)[Table 7-169 pro](#bookmark110)vides the respective bit definitions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

 0 

31

1

|  |
| --- |
| RsvdP |

CRS Software Visibility Enable

Figure 7-206 RCRB Control register Table 7-169 RCRB Control register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **CRS Software Visibility Enable** - When Set, this bit enables the Root Complex to return Configuration Request Retry Status (CRS) Completion Status to software for all Root Ports and integrated devices associated with this RCRB (see Section 2.3.1).  RCRBsthat do not implement this capability must hardwire this bit to 0b. Default value of this bit is 0b. | RW |

**7.9.8 Root Complex Link Declaration Extended Capability**

The [Root Complex Link Declaration Extended Capability](#bookmark111)is an optional Capability that is permitted to be implemented by Root Ports,RCiEPs, or RCRBsto declare a Root Complex’s internal topology.

A Root Complex consists of one or more following elements:

• PCI Express Root Port

• A default system Egress Port or an internal sink unit such as memory (represented by an RCRB)

• Internal Data Paths/Links (represented by an RCRBon either side of an internal Link)

• Integrated devices

• Functions

A Root Complex Component is a logical aggregation of the above described Root Complex elements. No single element

can be part of more than one Root Complex Component. Each Root Complex Component must have a unique Component ID.

A Root Complex is represented either as an opaque Root Complex or as a collection of one or more Root Complex Components.

The [Root Complex Link Declaration Extended Capability](#bookmark111)is permitted to be present in a Root Complex element’s

Configuration Space or RCRB. It declares Links from the respective element to other elements of the same Root Complex Component or to an element in another Root Complex Component. The Links are required to be declared bidirectional such that each valid data path from one element to another has corresponding [Link Entries](#bookmark112)in the Configuration Space (or RCRB) of both elements.

The [Root Complex Link Declaration Extended Capability](#bookmark111)is permitted to also declare an association between a Configuration Space element (Root Port orRCiEP) and an [RCRB Header Extended Capability](#bookmark99) (see [Section 7.9.7)](#bookmark98) contained in an RCRBthat affects the behavior of the Configuration Space element. Note that an RCRB Header

association is not declared bidirectional; the association is only declared by the Configuration Space element and not by the targetRCRB.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Topologies to Avoid

Topologies that create more than one data path between any two Root Complex elements (either directly or

through other Root Complex elements) may not be able to support bandwidth allocation in a standard manner. The description of how traffic is routed through such a topology is implementation specific, meaning that general purpose-operating systems may not have enough information about such a topology to correctly support

bandwidth allocation. In order to circumvent this problem, these operating systems may require that a single RCRBelement (of type Internal Link) not declare more than one Link to a Root Complex Component other than the one containing the RCRBelement itself.



The [Root Complex Link Declaration Extended Capability,](#bookmark111) as shown in [Figure 7-207 ,](#bookmark113) consists of the PCI Express Extended Capability header and Root Complex Element Self Description followed by one or more Root Complex[Link Entries.](#bookmark114)

|  |  |  |  |
| --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | |
| Element Self Description | | | |
| Reserved | | | |
| Link Entry 1 | | | |
| Link Entry 2 (Optional) | | | |
| ... | | | |

Figure 7-207 [Root Complex Link Declaration Extended Capability](#bookmark111)

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch

[**7.9.8.1**](7.9.8.1) **Root Complex Link Declaration Extended Capability Header (Offset 00h)**

The Extended Capability ID for the [Root Complex Link Declaration Extended Capability](#bookmark111)is 0005h.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-208 Root Complex Link Declaration Extended Capability Header Table 7-170 Root Complex Link Declaration Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit  Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  The Extended Capability ID for the [Root Complex Link Declaration Extended Capability](#bookmark111)is 0005h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh.  The bottom 2 bits of this offset are Reserved and must be implemented as 00b although software must mask them to allow for future uses of these bits. | RO |

[**7.9.8.2**](7.9.8.2) **Element Self Description Register (Offset 04h)**

The [Element Self Description Register](#bookmark115) provides information about the Root Complex element containing the [Root](#bookmark111) [Complex Link Declaration Extended Capability.](#bookmark111)

31 24

8

3 0

23 16

7 4

15

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

|  |
| --- |
| Component ID |

|  |
| --- |
| Port Number |

Element Type

Number of Link Entries

Figure 7-209 Element Self Description Register Table 7-171 Element Self Description Register

|  |
| --- |
| 19 16 |
|  |

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 3:0 | **Element Type** - This field indicates the type of the Root Complex Element. Defined encodings are: | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | **0h**  **1h**  **2h**  **3h-Fh** | Configuration Space Element  System Egress Port or internal sink (memory) Internal Root Complex Link  Reserved |  |
| 15:8 | **Number of Link Entries** - This field indicates the number of[Link Entries](#bookmark116)following the Element Self Description. This field must report a value of 01h or higher. | | HwInit |
| 23:16 | **Component ID** - This field identifies the Root Complex Component that contains this Root Complex Element. Component IDs must start at 01h, as a value of 00h is Reserved. | | HwInit |
| 31:24 | **Port Number** - This field specifies the Port Number associated with this element with respect to the Root Complex Component that contains this element.  An element with a Port Number of 00h indicates the default Egress Port to configuration software. | | HwInit |

[**7.9.8.3**](7.9.8.3) **Link Entries**

[Link Entries](#bookmark116)start at offset 10hof the [Root Complex Link Declaration Extended Capability](#bookmark111)structure. Each [Link Entry](#bookmark112)

consists of a Link description followed by a 64-bit [Link Address](#bookmark118)at offset 08h from the start of[Link Entry](#bookmark112)identifying the target element for the declared Link. A [Link Entry](#bookmark112)declares an internal Link to another Root Complex Element.

31

Byte

Offset 0

00h

04h

08h

0Ch

|  |
| --- |
| Link Description |
| Reserved |
| Link Address |

A-0420

Figure 7-210 [Link Entry](#bookmark112)

**7.9.8.3.1 Link Description Register**

The [Link Description Register](#bookmark119)is located at offset 00h from the start of a [Link Entry](#bookmark112)and is defined as follows:

31 24 23 16 2 1 0

|  |
| --- |
|  |

|  |
| --- |
|  |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |
| --- | --- |
| 15 | 3 |
| RsvdP | |

Link Valid Link Type

Associate RCRB Header Target Component ID

Target Port Number

Figure 7-211 Link Description Register Table 7-172 Link Description Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Link Valid**- When Set, this bit indicates that the [Link Entry](#bookmark117)specifies a valid Link.[Link Entries](#bookmark112)that do not have either this bit Set or the[Associate RCRB Header](#bookmark121) bit Set (or both) are ignored by software. | HwInit |
| 1 | **Link Type** - This bit indicates the target type of the Link and defines the format of the[Link Address](#bookmark122)field. Defined [Link Type](#bookmark123)values are:  **0b** Link points to memory-mapped space156 (for RCRB). The [Link Address](#bookmark124)specifies the 64-bit base address of the targetRCRB.  **1b** Link points to Configuration Space (for a Root Port orRCiEP). The [Link Address](#bookmark125)specifies the configuration address (PCI Segment Group, Bus, Device, Function) of the target  element. | HwInit |
| 2 | **Associate RCRB Header** - When Set, this bit indicates that the [Link Entry](#bookmark112)associates the declaring element with an [RCRB Header Extended Capability](#bookmark98)in the targetRCRB.[Link Entries](#bookmark112)that do not have either this bit Set or the [Link Valid](#bookmark120) bit Set (or both) are ignored by software.  The [Link Type](#bookmark123) bit must be Clear when this bit is Set. | HwInit |
| 23:16 | **Target Component ID** - This field identifies the Root Complex Component that is targeted by this [Link](#bookmark112) [Entry.](#bookmark112) Components IDs must start at 01h, as a value of 00h is Reserved | HwInit |
| 31:24 | **Target Port Number** - This field specifies the Port Number associated with the element targeted by this [Link Entry](#bookmark112); the [Target Port Number](#bookmark127)is with respect to the Root Complex Component (identified by the [Target Component ID](#bookmark126)) that contains the target element. | HwInit |

**7.9.8.3.2 Link Address**

The [Link Address](#bookmark127)is a HwInitfield located at offset 08h from the start of a[Link Entry](#bookmark112)that identifies the target element for the [Link Entry](#bookmark112). For a Link of[Link Type](#bookmark123)0 in its Link Description, the[Link Address](#bookmark127)specifies the memory-mapped base

address ofRCRB. For a Link of[Link Type](#bookmark123) 1 in its Link Description, the[Link Address](#bookmark127)specifies the Configuration Space address of a PCI Express Root Port or an RCiEP.



156. The memory-mapped space for accessing anRCRBis not the same as Memory Space, and must not overlap with Memory Space.

Page 925

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**7.9.8.3.2.1 Link Address for Link Type 0**

For a Link pointing to a memory-mappedRCRB [(Link Type](#bookmark123) bit = 0), the first DWORD specifies the lower 32 bits of the RCRB base address of the target element as shown below; bits 11:0 are hardwired to 000hand Reserved for future use. The second DWORD specifies the high order 32 bits (63:32) of the RCRB base address of the target element.

31

Byte

Offset 0

00h

04h

08h

0Ch

|  |
| --- |
| Link Description |
| Reserved |
| Link Address Bits 31:0 |
| Link Address Bits 63:32 |

A-0418

Figure 7-212 [Link Address for Link Type 0](#bookmark128)

**7.9.8.3.2.2 Link Address for Link Type 1**

For a Link pointing to the Configuration Space of a Root Complex element ([Link Type](#bookmark123) bit = 1), bits in the first DWORD specify the Bus, Device, and Function Number of the target element. As shown in [Figure 7-213](#bookmark130), bits 2:0 (N) encode the number of bits n associated with the Bus Number, with N = 000bspecifying n = 8 and all other encodings specifying

n = <value of N>. Bits 11:3 are Reserved and hardwired to 0. Bits 14:12 specify the Function Number, and bits 19:15 specify the Device Number. Bits (19 + n):20 specify the Bus Number, with 1 ≤ n ≤ 8.

Bits 31:(20 + n) of the first DWORD together with the second DWORD optionally identify the target element’s hierarchy for systems implementing the PCI Express Enhanced Configuration Access Mechanism by specifying bits 63:(20 + n) of the memory-mapped Configuration Space base address of the PCI Express hierarchy associated with the targeted element; single hierarchy systems that do not implement more than one memory mapped Configuration Space are allowed to

report a value of zero to indicate default Configuration Space.

A Configuration Space base address [63:(20 + n)] equal to zero indicates that the Configuration Space address defined by bits (19 + n):12 (Bus Number, Device Number, and Function Number) exists in the default PCI Segment Group; any

non-zero value indicates a separate Configuration Space base address.

Software must not use n outside the context of evaluating the Bus Number and memory-mapped Configuration Space base address for this specific target element. In particular, n does not necessarily indicate the maximum Bus Number supported by the associated PCI Segment Group.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

31 0

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| Link Description | | | | | | |
| Reserved | | | | | | |
| Configuration Space Base Address [31:20+n] |  | Bus  [19+n:20] | Dev [19:15] | Func [14:12] | RsvdP [11:3] | N [2:0] |
| Configuration Space Base Address [63:32] | | | | | | |

Byte Offset

00h

04h

08h

0Ch

A-0417

Figure 7-213 [Link Address for Link Type 1](#bookmark129) Table 7-173 Link Address for Link Type 1

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 2:0 | **N** - Encoded number of Bus Number bits | HwInit |
| 14:12 | **Function Number** | HwInit |
| 19:15 | **Device Number** | HwInit |
| (19 + n):20 | **Bus Number** | HwInit |
| 63:(20 + n) | **PCI Express Configuration Space Base Address** (1 ≤ n ≤ 8) Note:  A Root Complex that does not implement multiple Configuration Spaces is allowed to report this field as 0. | HwInit |

**7.9.9 Root Complex Internal Link Control Extended Capability**

The [Root Complex Internal Link Control Extended Capability](#bookmark131)is an optional Capability that controls an internal Root Complex Link between two distinct Root Complex Components. This Capability is valid for RCRBs that declare an Element Type field as Internal Root Complex Link in the Element Self-Description register of the Root Complex Link Declaration Capability structure.

The [Root Complex Internal Link Control Extended Capability](#bookmark131)structure is defined as shown in [Figure 7-214 .](#bookmark132)



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | |
| Root Complex Link Capabilities Register | | | |
| Root Complex Link Status Register | | Root Complex Link Control Register | |

Figure 7-214 [Root Complex Internal Link Control Extended Capability](#bookmark131)

Byte Offset

+000h +004h +008h

[**7.9.9.1**](7.9.9.1) **Root Complex Internal Link Control Extended Capability Header (Offset 00h)**

The Extended Capability ID for the Root Complex Internal Link Control Extended Capability is 0006h.

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-215 Root Complex Internal Link Control Extended Capability Header Table 7-174 Root Complex Internal Link Control Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  The Extended Capability ID for the [Root Complex Internal Link Control Extended Capability](#bookmark131)is 0006h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh.  The bottom 2 bits of this offset are Reserved and must be implemented as 00b although software must mask them to allow for future uses of these bits. | RO |

[**7.9.9.2**](7.9.9.2) **Root Complex Link Capabilities Register (Offset 04h)**

The [Root Complex Link Capabilities Register](#bookmark133) identifies capabilities for this Link.

|  |
| --- |
| 14 12 |
|  |

|  |
| --- |
| 9 4 |
|  |

|  |
| --- |
| 24 18 |
|  |

17 15 11 10 3 0

|  |
| --- |
|  |

|  |
| --- |
|  |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 31 25 |
| RsvdP |

Max Link Speed

Maximum Link Width

Active State Power Management (ASPM) Support L0s Exit Latency

L1 Exit Latency

Supported Link Speeds Vector

Figure 7-216 Root Complex Link Capabilities Register Table 7-175 Root Complex Link Capabilities Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 3:0 | **Max Link Speed** - This field indicates the maximum Link speed of the associated Link.  The encoded value specifies a bit location in the [Supported Link Speeds Vector](#bookmark135) (in the [Root Complex](#bookmark133) [Link Capabilities Register)](#bookmark133) that corresponds to the maximum Link speed.  Defined encodings are: | | RO |
| **0001b 0010b 0011b 0100b 0101b 0110b 0111b Others** | [Supported Link Speeds Vector](#bookmark136)field bit 0 [Supported Link Speeds Vector](#bookmark137)field bit 1 [Supported Link Speeds Vector](#bookmark138)field bit 2 [Supported Link Speeds Vector](#bookmark139)field bit 3 [Supported Link Speeds Vector](#bookmark140)field bit 4 [Supported Link Speeds Vector](#bookmark141)field bit 5 [Supported Link Speeds Vector](#bookmark142)field bit 6 All other encodings are reserved. |
| A Root Complex that does not support this feature must report 0000b in this field. | |
| 9:4 | **Maximum Link Width** - This field indicates the maximum width of the given Link.  Defined encodings are: **00 0001b** x1 **00 0010b** x2 **00 0100b** x4 **00 1000b** x8 **00 1100b** x12 **01 0000b** x16 **10 0000b** x32  All other encodings are Reserved. A Root Complex that does not support this feature must report 00 0000b in this field. | | RO |
| 11:10 | **Active State Power Management (ASPM) Support** - This field indicates the level of ASPM supported on the given Link.  Defined encodings are:  **00b** No ASPM Support **01b** L0s Supported | | RO |



Page 929

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | **10b 11b** | L1 Supported  L0s and L1 Supported |  |
| 14:12 | **L0sExit Latency** - This field indicates theL0sexit latency for the given Link. The value reported indicates the length of time this Port requires to complete transition from L0sto L0. IfL0sis not supported, the  value is undefined.  Defined encodings are: | | RO |
| **000b 001b 010b 011b 100b 101b 110b 111b** | Less than 64 ns  64 ns to less than 128 ns 128 ns to less than 256 ns 256 ns to less than 512 ns 512 ns to less than 1 μs 1 μs to less than 2 μs  2 μs to 4 μs  More than 4 μs |
| 17:15 | **L1 Exit Latency** - This field indicates theL1exit latency for the given Link. The value reported indicates the length of time this Port requires to complete transition from ASPM L1to L0. If ASPM L1is not  supported, the value is undefined.  Defined encodings are: | | RO |
| **000b 001b 010b 011b 100b 101b 110b 111b** | Less than 1 μs  1 μs to less than 2 μs 2 μs to less than 4 μs 4 μs to less than 8 μs 8 μs to less than 16 μs 16 μs to less than 32 μs  32 μs to 64 μs  More than 64 μs |
| 24:18 | **Supported Link Speeds Vector** - This field indicates the supported Link speed(s) of the associated Link. For each bit, a value of 1b indicates that the corresponding Link speed is supported; otherwise, the Link speed is not supported. See Section 8.2.1for further requirements.  Bit definitions within this field are: | | RO |
| **Bit 0**  **Bit 1**  **Bit 2**  **Bit 3**  **Bit 4**  **Bits 6:5** | 2.5 GT/s 5.0 GT/s 8.0 GT/s 16.0 GT/s 32.0 GT/s RsvdP |



Page 930

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**IMPLEMENTATION NOTE**

Supported Link Speeds With Earlier Hardware

Hardware components compliant to versions prior to the [PCIe-3.0] did not implement the[Supported Link](#bookmark142) [Speeds Vector](#bookmark142)field and instead returned 0000 000b in bits 24:18.

For software to determine the supported Link speeds for components where this field is contains 0000 000b,

software can read bits 3:0 of the[Root Complex Link Capabilities Register](#bookmark133) (now defined to be the [Max Link Speed](#bookmark134) field), and interpret the value as follows:

**0001b**

2.5 GT/s Link speed supported

**0010b**

5.0 GT/s and 2.5 GT/s Link speeds supported

For such components, the same encoding is also used for the values for the [Current Link Speed](#bookmark144)field (in the [Root](#bookmark145) [Complex Link Status Register)](#bookmark146).



**IMPLEMENTATION NOTE**

Software Management of Link Speeds With Future Hardware

It is strongly encouraged that software primarily utilize the [Supported Link Speeds Vector](#bookmark142)instead of the [Max Link](#bookmark134) [Speed](#bookmark134)field, so that software can determine the exact set of supported speeds on current and future hardware. This can avoid software being confused if a future specification defines Links that do not require support for all slower speeds.



[**7.9.9.3**](7.9.9.3) **Root Complex Link Control Register (Offset 08h)**

The [Root Complex Link Control Register](#bookmark147)controls parameters for this internal Link.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 15 8 | 7 | | 6 2 | 1 0 |
| RsvdP |  | RsvdP | |  |

Active State Power Management (ASPM) Control

Extended Synch

Figure 7-217 Root Complex Link Control Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-176 Root Complex Link Control Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 1:0 | **Active State Power Management (ASPM) Control**- This field controls the level of ASPM enabled on the given Link.  Defined encodings are: | | RW |
| **00b 01b 10b 11b** | Disabled  L0s Entry Enabled L1 Entry Enabled  L0s and L1 Entry Enabled |
| Note: “L0s Entry Enabled” enables the Transmitter to enterL0s. IfL0sis supported, the Receiver must be capable of entering L0seven when the Transmitter is disabled from entering L0s (00b or 10b).  Default value of this field is implementation specific.  Software must not enable L0sin either direction on a given Link unless components on both sides of the Link each support L0s, as indicated by their ASPM Support field values. Otherwise, the result is  undefined.  ASPM L1 must be enabled by software in the Upstream component on a Link prior to enabling ASPM L1 in the Downstream component on that Link. When disabling ASPM L1, software must disable ASPM L1 in the Downstream component on a Link prior to disabling ASPM L1 in the Upstream component on that Link. ASPM L1must only be enabled on the Downstream component if both components on a Link  support ASPM L1.  A Root Complex that does not support this feature for the given internal Link must hardwire this field to 00b. | |
| 7 | **Extended Synch** - This bit when Set forces the transmission of additional Ordered Sets when exiting the L0sstate (seeSection 4.2.4.6) and when in the Recovery state (seeSection 4.2.6.4.1). This mode  provides external devices (e.g., logic analyzers) monitoring the Link time to achieve bit and Symbol lock before the Link enters the L0 state and resumes communication.  A Root Complex that does not support this feature for the given internal Link must hardwire this bit to 0b.  Default value for this bit is 0b. | | RW |

[**7.9.9.4**](7.9.9.4) **Root Complex Link Status Register (Offset 0Ah)**

The [Root Complex Link Status Register](#bookmark148) provides information about Link specific parameters.

9 4

3 0

15 10

|  |
| --- |
|  |

|  |
| --- |
| RsvdZ |

Current Link Speed

Negotiated Link Width

Figure 7-218 Root Complex Link Status Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-177 Root Complex Link Status Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 3:0 | **Current Link Speed** - This field indicates the negotiated Link speed of the given Link.  The encoded value specifies a bit location in the [Supported Link Speeds Vector](#bookmark143) (in the [Root Complex](#bookmark133) [Link Capabilities Register)](#bookmark133) that corresponds to the current Link speed.  Defined encodings are: | | RO |
| **0001b 0010b 0011b 0100b 0101b 0110b 0111b** | [Supported Link Speeds Vector](#bookmark143)field bit 0 [Supported Link Speeds Vector](#bookmark143)field bit 1 [Supported Link Speeds Vector](#bookmark143)field bit 2 [Supported Link Speeds Vector](#bookmark143)field bit 3 [Supported Link Speeds Vector](#bookmark143)field bit 4 [Supported Link Speeds Vector](#bookmark143)field bit 5 [Supported Link Speeds Vector](#bookmark143)field bit 6 |
| All other encodings are Reserved.  The value in this field is undefined when the Link is not up. A Root Complex that does not support this feature must report 0000b in this field. | |
| 9:4 | **Negotiated Link Width** - This field indicates the negotiated width of the given Link.  Defined encodings are: **00 0001b** x1 **00 0010b** x2 **00 0100b** x4 **00 1000b** x8 **00 1100b** x12 **01 0000b** x16 **10 0000b** x32  All other encodings are Reserved. The value in this field is undefined when the Link is not up. A Root Complex that does not support this feature must hardwire this field to 00 0000b. | | RO |

**7.9.10 Root Complex Event Collector Endpoint Association Extended Capability**

The [Root Complex Event Collector Endpoint Association Extended Capability](#bookmark149)is implemented by Root Complex Event Collectors. It declares the RCiEPssupported by the Root Complex Event Collector. A Root Complex Event Collector must implement the [Root Complex Event Collector Endpoint Association Extended Capability;](#bookmark149) no other PCI Express Device Function is permitted to implement this Capability.

The [Root Complex Event Collector Endpoint Association Extended Capability,](#bookmark149) as shown in [Figure 7-219 ,](#bookmark150) consists of the PCI Express Extended Capability header followed by a DWORD bitmap enumerating RCiEPson the same Bus, and

optionally an additional range of Bus Numbers that may contain RCiEPsassociated with the Root Complex Event Collector. Functions other than RCiEPs (e.g. Root Ports) contained in the range described by this Capability are not associated with this Root Complex Event Collector.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | |
| Association Bitmap for RCiEPs | | | | |
| RCEC Associated Bus Numbers | | |  | |

Figure 7-219 [Root Complex Event Collector Endpoint Association Extended Capability](#bookmark149)

Byte Offset

+000h +004h +008h

[**7.9.10.1**](7.9.10.1) **Root Complex Event Collector Endpoint Association Extended Capability Header**

**(Offset 00h)**

The Extended Capability ID for the [Root Complex Event Collector Endpoint Association Extended Capability](#bookmark149)is 0007h. [Figure 7-220](#bookmark151)details allocation of fields in the [Root Complex Event Collector Endpoint Association Extended Capability](#bookmark151) [Header;](#bookmark151)[Table 7-178 pro](#bookmark152)vides the respective bit definitions.

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-220 Root Complex Event Collector Endpoint Association Extended Capability Header Table 7-178 Root Complex Event Collector Endpoint Association Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  The Extended Capability ID for the [Root Complex Event Collector Endpoint Association Extended](#bookmark149) [Capability](#bookmark149) is 0007h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 2h if the Extended Capability contains the [RCEC Associated Bus Numbers Register](#bookmark154) (see [Section](#bookmark155)  [7.9.10.3 )](#bookmark156). Must be 1h otherwise. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh.  The bottom 2 bits of this offset are Reserved and must be implemented as 00b although software must mask them to allow for future uses of these bits. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.10.2**](7.9.10.2) **Association Bitmap for RCiEPs (Offset 04h)**

The [Association Bitmap for RCiEPs](#bookmark157)is a read-only register that sets the bits corresponding to the Device Numbers of

RCiEPsassociated with the Root Complex Event Collectoron the same Bus Number as the Event Collector itself. The bit corresponding to the Device Number of the Root Complex Event Collectormust always be Set.

[**7.9.10.3**](7.9.10.3) **RCECAssociated Bus Numbers Register (Offset 08h)**

The [RCEC Associated Bus Numbers Register](#bookmark154)is a read-only register that indicates an additional range of Bus Numbers

containing RCiEPsassociated with this Root Complex Event Collector. It is permitted for Functions other than RCiEPs, including Root Ports, to appear within the Association Bus Range. OnlyRCiEPsin the range are associated with this Root Complex Event Collector. This register is present if the[Capability Version](#bookmark153) is 2h or greater.

This register does not indicate association between an Event Collector and anyVirtual Functionswithin the Association Bus Range (seeSection 9.2.1.2). This register does not indicate association between an Event Collector and any Function on the same Bus Number as the Event Collector itself, however it is permitted for the Association Bus Range to include the Bus Number of the Root Complex Event Collector.

7 0

15 8

23 16

31 24

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  | RsvdP | RCEC Last Bus | RCEC Next Bus |  | RsvdP |

Figure 7-221 RCECAssociated Bus Numbers Register Table 7-179 RCECAssociated Bus Numbers Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:8 | **RCEC Next Bus** - This field contains the lowest additional bus number containing RCiEPs associated with this Root Complex Event Collector. If all of the Devices associated with this Root Complex Event  Collector are on the same bus as the Event Collector, then this field must be set to FFh. | HwInit |
| 23:16 | **RCEC Last Bus** - This field contains the highest additional bus number containing RCiEPs associated with this Root Complex Event Collector.  If all of the Devices associated with this Root Complex Event Collector are on the same bus as the Event Collector, then this field must be set to 00h. | HwInit |

**IMPLEMENTATION NOTE**

RCEC Associated Bus Number Compatibility with Legacy Software

Legacy software may not support the use of the [RCEC Associated Bus Numbers Register](#bookmark154)as a mechanism to

associate Devices with a RCEC. Such software may see events in the RCEC from Devices on different bus numbers that it does not consider to be associated with the Root Complex Event Collector. System Software is strongly

encouraged to report all events seen on the Root Complex Event Collector, regardless of whether or not it can determine association.



5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**7.9.11 Multicast Extended Capability**

Multicast is an optional normative functionality that is controlled by the [Multicast Extended Capability](#bookmark158)structure. The [Multicast Extended Capability](#bookmark158)is applicable to Root Ports,RCRBs, Switch Ports, Endpoint Functions, and RCiEPs. It is not applicable to PCI Express to PCI/PCI-X Bridges.

In the cases of a Switch or Root Complex or a component that contains multiple Functions, multiple copies of this

Capability structure are required - one for each Endpoint Function, Switch Port, or Root Port that supports Multicast. To provide implementation efficiencies, certain fields within each of the [Multicast Extended Capability](#bookmark158)structures within a component must be programmed the same and results are indeterminate if this is not the case. The fields and registers that must be configured with the same values include [MC\_Enable,](#bookmark159)[MC\_Num\_Group,](#bookmark160)[MC\_Base\_Address](#bookmark161)and

[MC\_Index\_Position.](#bookmark162) These same fields in an Endpoint’s [Multicast Extended Capability](#bookmark158)structure must match those

configured into a [Multicast Extended Capability](#bookmark158)structure of the Switch or Root Complex above the Endpoint or in which the RCiEP is integrated.

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | |
| Multicast Control Register | |  | Multicast Capability Register | |
| MC\_Base\_Address Register | | | | |
| MC\_Receive Register | | | | |
| MC\_Block\_All Register | | | | |
| MC\_Block\_Untranslated Register | | | | |
| MC\_Overlay\_BAR Register | | | | |

Figure 7-222 [Multicast Extended Capability](#bookmark158)Structure

[**7.9.11.1**](7.9.11.1) **Multicast Extended Capability Header (Offset 00h)**

[Figure 7-223](#bookmark164)details allocation of the fields in the [Multicast Extended Capability Header](#bookmark163)and [Table 7-180](#bookmark165)provides the respective bit definitions.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-223 Multicast Extended Capability Header Table 7-180 Multicast Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  PCI Express Extended Capability ID for the [Multicast Extended Capability](#bookmark158)is 0012h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities. | RO |

[**7.9.11.2**](7.9.11.2) **Multicast Capability Register (Offset 04h)**

[Figure 7-224](#bookmark166)details allocation of the fields in the [Multicast Capability Register](#bookmark166)and [Table 7-181](#bookmark167)provides the respective bit definitions.

5 0

7 6

13 8

14

15

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

MC\_Max\_Group

RsvdP

MC\_Window\_Size\_Requested

RsvdP

MC\_ECRC\_Regeneration\_Supported

Figure 7-224 Multicast Capability Register Table 7-181 Multicast Capability Register

|  |
| --- |
| 19 16 |
|  |

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 5:0 | **MC\_Max\_Group** - Value indicates the maximum number of Multicast Groups that the component supports, encoded as M-1. A value of 00h indicates that one Multicast Group is supported. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 13:8 | **MC\_Window\_Size\_Requested**- In Endpoints, the log2 of the Multicast Window size requested.RsvdPin Switch and Root Ports. | RO |
| 15 | **MC\_ECRC\_Regeneration\_Supported**- If Set, indicates that ECRC regeneration is supported.  This bit must not be Set unless the Function supports Advanced Error Reporting, and the ECRC Check Capable bit in the Advanced Error Capabilities and Control register is also Set. However, if ECRC  regeneration is supported, its operation is not contingent upon the setting of the ECRC Check Enable bit in the Advanced Error Capabilities and Control register. This bit is applicable to Switch and Root Ports and is RsvdPin all other Functions. | RO/RsvdP |

[**7.9.11.3**](7.9.11.3) **Multicast Control Register (Offset 06h)**

[Table 7-182](#bookmark170)details allocation of the fields in the [Multicast Control Register](#bookmark169)and [Table 7-182](#bookmark171)provides the respective bit definitions.

5 0

6

14

15

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

MC\_Num\_Group MC\_Enable

Figure 7-225 Multicast Control Register Table 7-182 Multicast Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 5:0 | **MC\_Num\_Group** - Value indicates the number of Multicast Groups configured for use, encoded as N-1. The default value of 00 0000b indicates that one Multicast Group is configured for use. Behavior is  undefined if value exceeds [MC\_Max\_Group](#bookmark168). This parameter indirectly defines the upper limit of the Multicast address range. This field is ignored if MC\_Enable is Clear. Default value is 00 0000b. | RW |
| 15 | **MC\_Enable** - When Set, the Multicast mechanism is enabled for the component. Default value is 0b. | RW |

[**7.9.11.4**](7.9.11.4) **MC\_Base\_Address Register (Offset 08h)**

The [MC\_Base\_Address Register](#bookmark159)contains the MC\_Base\_Address and the [MC\_Index\_Position.](#bookmark172)[Figure 7-226 det](#bookmark173)ails allocation of the fields in the [MC\_Base\_Address Register](#bookmark159)and [Table 7-183](#bookmark174)provides the respective bit definitions.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

31 12 11 6 5 0

|  |  |  |
| --- | --- | --- |
| MC\_Base\_Address [31:12] | RsvdP | MC\_Index\_Position |
| MC\_Base\_Address [63:32] | | |

A-0751

Figure 7-226 [MC\_Base\_Address Register](#bookmark159) Table 7-183 MC\_Base\_Address Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 5:0 | **MC\_Index\_Position** - The location of the LSB of the Multicast Group number within the address. Behavior is undefined if this value is less than 12 and MC\_Enable is Set. Default is 0. | RW |
| 63:12 | **MC\_Base\_Address** - The base address of the Multicast address range. The behavior is undefined if  MC\_Enable is Set and bits in this field corresponding to address bits that contain the Multicast Group number or address bits less than [MC\_Index\_Position](#bookmark175)are non-zero. Default is 0. | RW |

[**7.9.11.5**](7.9.11.5) **MC\_Receive Register (Offset 10h)**

The [MC\_Receive Register](#bookmark161) provides a bit vector denoting which Multicast groups the Function should accept, or in the

case of Switch and Root Complex Ports, forward Multicast TLPs. This register is required in all Functions that implement the MC Capability structure.

[Figure 7-227](#bookmark176)details allocation of the fields in the [MC\_Receive Register](#bookmark161)and [Table 7-184](#bookmark177)provides the respective bit definitions.

31 0

|  |
| --- |
| MC\_Receive [31:0] |
| MC\_Receive [63:32] |

A-0750

Figure 7-227 [MC\_Receive Register](#bookmark161) Table 7-184 MC\_Receive Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| [MC\_Max\_Group](#bookmark168):0 | **MC\_Receive** - For each bit that’s Set, this Function gets a copy of any Multicast TLPs for the  associated Multicast Group. Bits above[MC\_Num\_Group](#bookmark160)are ignored by hardware. Default value of each bit is 0b. | RW |
| All other bits | Reserved | RsvdP |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.11.6**](7.9.11.6) **MC\_Block\_All Register (Offset 18h)**

The [MC\_Block\_All Register](#bookmark178) provides a bit vector denoting which Multicast groups the Function should block. This register is required in all Functions that implement the MC Capability structure.

[Figure 7-228](#bookmark179)details allocation of the fields in the [MC\_Block\_All Register](#bookmark178)and [Table 7-185](#bookmark180)provides the respective bit definitions.

31 0

|  |
| --- |
| MC\_Block\_All [31:0] |
| MC\_Block\_All [63:32] |

A-0749

Figure 7-228 [MC\_Block\_All Register](#bookmark178) Table 7-185 MC\_Block\_All Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| [MC\_Max\_Group](#bookmark168):0 | **MC\_Block\_All** - For each bit that is Set, this Function is blocked from sending TLPs to the  associated Multicast Group. Bits above[MC\_Num\_Group](#bookmark160)are ignored by hardware. Default value of each bit is 0b. | RW |
| All other bits | Reserved | RsvdP |

[**7.9.11.7**](7.9.11.7) **MC\_Block\_Untranslated Register (Offset 20h)**

The [MC\_Block\_Untranslated Register](#bookmark181)is used to determine whether or not a TLP that includes an Untranslated Address should be blocked. This register is required in all Functions that implement the MC Capability structure. However, an Endpoint Function that does not implement the ATS capability may implement this register as RsvdP.

[Figure 7-229](#bookmark182)details allocation of the fields in the [MC\_Block\_Untranslated Register](#bookmark181)and [Table 7-186](#bookmark183)provides the respective bit definitions.

31 0

|  |
| --- |
| MC\_Block\_Untranslated [31:0] |
| MC\_Block\_Untranslated [63:32] |

A-0748

Figure 7-229 [MC\_Block\_Untranslated Register](#bookmark181)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-186 MC\_Block\_Untranslated Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| [MC\_Max\_Group](#bookmark168):0 | **MC\_Block\_Untranslated**- For each bit that is Set, this Function is blocked from sending TLPs  containing Untranslated Addresses to the associated MCG. Bits above[MC\_Num\_Group](#bookmark160)are ignored by hardware. Default value of each bit is 0b. | RW |
| All other bits | Reserved | RsvdP |

[**7.9.11.8**](7.9.11.8) **MC\_Overlay\_BAR Register (Offset 28h)**

The [MC\_Overlay\_BAR Register](#bookmark184)is required in Switch and Root Complex Ports that support the [Multicast Extended](#bookmark158)

[Capability](#bookmark158)and not implemented in Endpoints. Software must interpret theDevice/Port Typefield in the PCI Express Capabilities Registerto determine if the [MC\_Overlay\_BAR Register](#bookmark184)is present in a Function.

The [MC\_Overlay\_BAR](#bookmark185)specifies the base address of a window in unicast space onto which Multicast TLPs going out an Egress Port are overlaid by a process of address replacement. This allows a single BAR in an Endpoint attached to the Switch or Root Port to be used for both unicast and Multicast traffic. At a Switch Upstream Port, it allows the Multicast address range, or a portion of it, to be overlayed onto host memory.

[Figure 7-230](#bookmark186)details allocation of the fields in the [MC\_Overlay\_BAR Register](#bookmark184)and [Table 7-187](#bookmark187)provides the respective bit definitions.

31 6 5 0

|  |  |
| --- | --- |
| MC\_Overlay\_BAR [31:6] | MC\_Overlay\_Size |
| MC\_Overlay\_BAR [63:32] | |

A-0747

Figure 7-230 [MC\_Overlay\_BAR Register](#bookmark184) Table 7-187 MC\_Overlay\_BAR Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 5:0 | **MC\_Overlay\_Size** - If 6 or greater, specifies the size in bytes of the overlay aperture as a power of 2. If less than 6, disables the overlay mechanism. Default value is 00 0000b. | RW |
| 63:6 | **MC\_Overlay\_BAR** - Specifies the base address of the window onto which MC TLPs passing through this Function will be overlaid. Default value is 0. | RW |

**7.9.12 Dynamic Power Allocation Extended Capability (DPA Capability)**

The [DPA Capability](#bookmark185)structure is shown in [Figure 7-231 .](#bookmark188)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | |
| DPA Capability Register | | | | |
| DPA Latency Indicator Register | | |  | |
| DPA Control | | DPA Status Register | | |
| DPA Power Allocation Array (max size shown, actual size based on Substate\_Max) | | | | |

Figure 7-231 [Dynamic Power Allocation Extended Capability](#bookmark185)Structure

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch

[**7.9.12.1**](7.9.12.1) **DPA Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

31 20

Next Capability Offset

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-232 DPA Extended Capability Header Table 7-188 DPA Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  PCI Express Extended Capability ID for the DPA Extended Capability is 0016h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Must be 1h for this version of the specification. |  |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities. | RO |

[**7.9.12.2**](7.9.12.2) **DPA Capability Register (Offset 04h)**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 31 24 | 23 16 | 15 14 | 13 12 | 11 10 | 9 8 | 7 5 | 4 0 |
|  |  |  |  |  |  | RsvdP |  |

Substate\_Max

Transition Latency Unit

RsvdP

Power Allocation Scale

RsvdP

Transition Latency Value 0  Transition Latency Value 1

Figure 7-233 DPA Capability Register Table 7-189 DPA Capability Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 4:0 | **Substate\_Max** - Value indicates the maximum substate number, which is the total number of supported substates minus one. A value of 0 0000b indicates support for one substate. | | RO |
| 9:8 | **Transition Latency Unit** (**Tlunit**) - Asubstate’s Transition Latency Value is multiplied by the [Transition](#bookmark190) [Latency Unit](#bookmark190)to determine the maximum Transition Latency for the substate.  Defined encodings are | | RO |
| **00b 01b 10b 11b** | 1 ms  10 ms  100 ms  Reserved |
| 13:12 | **Power Allocation Scale** (**PAS**) - The encodings provide the scale to determine power allocation per substate in Watts. The value corresponding to the substate in the [Substate Power Allocation](#bookmark192)field is multiplied by this field to determine the power allocation for the substate.  Defined encodings are | | RO |
| **00b 01b 10b 11b** | 10.0x 1.0x 0.1x 0.01x |
| 23:16 | **Transition Latency Value 0** (**Xlcy0**) - This value is multiplied by the [Transition Latency Unit](#bookmark190)to determine the maximum Transition Latency for the substate | | RO |



Page 943

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:24 | **Transition Latency Value 1** (**Xlcy1**) - This value is multiplied by the [Transition Latency Unit](#bookmark190)to determine the maximum Transition Latency for the substate. | RO |

[**7.9.12.3**](7.9.12.3) **DPA Latency Indicator Register (Offset 08h)**

31 0 

Transition Latency Indicator Bits

Figure 7-234 DPA Latency Indicator Register Table 7-190 DPA Latency Indicator Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **Transition Latency Indicator Bits** - Each bit indicates which Transition Latency Value is associated with the corresponding substate. A value of 0b indicates[Transition Latency Value 0;](#bookmark193) a value of 1b indicates [Transition Latency Value 1.](#bookmark194)  Only bits [[Substate\_Max](#bookmark189):0] are defined. Bits above[Substate\_Max](#bookmark189)areRsvdP. | RO |

[**7.9.12.4**](7.9.12.4) **DPA Status Register (Offset 0Ch)**

|  |  |  |  |
| --- | --- | --- | --- |
| 15 9 | 8 | 7 5 | 4 0 |
| RsvdZ |  | RsvdZ |  |

Substate Status

 Substate Control Enabled

Figure 7-235 DPA Status Register Table 7-191 DPA Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 4:0 | **Substate Status** - Indicates current substate for this Function. Default is 0 0000b. | RO |
| 8 | **Substate Control Enabled** - Used by software to disable the [Substate Control](#bookmark197)field in the [DPA Control](#bookmark198)  [Register](#bookmark199). Hardware sets this bit following a Conventional Reset or FLR. Software clears this bit by writing a 1b to it. Software is unable to set this bit directly.  When this bit is Set, the [Substate Control](#bookmark200)field determines the current substate.  When this bit is Clear, the [Substate Control](#bookmark201)field has no effect on the current substate. | RW1C |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Default value is 1b. |  |

[**7.9.12.5**](7.9.12.5) **DPA Control Register (Offset 0Eh)**

 15

5

|  |
| --- |
| RsvdP |

|  |
| --- |
| 4 0 |
|  |

Substate Control

Figure 7-236 DPA Control Register Table 7-192 DPA Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 4:0 | **Substate Control**- Used by software to configure the Function substate. Software writes the substate value in this field to initiate a substate transition.  When the [Substate Control Enabled](#bookmark196) bit in the [DPA Status Register](#bookmark195)is Set, this field determines the Function substate.  When the [Substate Control Enabled](#bookmark196) bit in the [DPA Status Register](#bookmark195)is Clear, this field has no effect on the Function substate.  Default value is 0 0000b. | RW |

[**7.9.12.6**](7.9.12.6) **DPA Power Allocation Array**

7 0

010 + 0

|  |
| --- |
| Substate Power  Allocation Register (0) |



010h + Substate\_Max

|  |
| --- |
| Substate Power  Allocation Register  (Substate\_Max) |

A-0764

Figure 7-237 [DPA Power Allocation Array](#bookmark202)

Each [Substate Power Allocation](#bookmark203) register indicates the power allocation value for its associated substate. The number of [Substate Power Allocation](#bookmark204) registers implemented must be equal to the number of substates supported by Function,

which is [Substate\_Max](#bookmark189) plus one.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |
| --- |
| 7 0 |
|  |

Substate Power Allocation

Figure 7-238 Substate Power Allocation Register (0 to Substate\_Max) Table 7-193 Substate Power Allocation Register (0 to Substate\_Max)

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Substate Power Allocation** - The value in this field is multiplied by the [Power Allocation Scale](#bookmark191)to determine power allocation in Watts for the associated substate. | RO |

**7.9.13 TPH Requester Extended Capability**

The [TPH Requester Extended Capability](#bookmark192)structure is required for all Functions that are capable of generating Request TLPs with TPH. For a Multi-Function Device, this capability must be present in each Function that is capable of

generating Request TLPs with TPH.

31 0

|  |
| --- |
| PCI Express Extended Capability Header |
| TPH Requester Capability Register |
| TPH Requester Control Register |
| TPH ST Table (if required) |

Byte Offset

00h

04h

08h

0Ch to 0Ch +

(ST Table Size + 02h) + 02h

A-0779B

Figure 7-239 TPH Extended Capability Structure

[**7.9.13.1**](7.9.13.1) **TPH Requester Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-240 TPH Requester Extended Capability Header

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-194 TPH Requester Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  PCI Express Extended Capability ID for the [TPH Requester Extended Capability](#bookmark192)is 0017h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities. | RO |

[**7.9.13.2**](7.9.13.2) **TPH Requester Capability Register (Offset 04h)**

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 27 | 26 | 16 | 15 11 | 10 9 | 8 | 7 3 | 2 | 1 | 0 |
| RsvdP | ST Table Size |  | RsvdP |  |  | RsvdP |  |  |  |

No ST Mode Supported

Interrupt Vector Mode Supported

Device Specific Mode Supported

Extended TPH Requester Supported

ST Table Location

Figure 7-241 TPH Requester Capability Register Table 7-195 TPH Requester Capability Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 0 | **NoST Mode Supported**- If set indicates that the Function supports the [No ST Mode](#bookmark205)of operation.  This mode is required to be supported by all Functions that implement this Capability structure. This bit must have a value of 1b. | | RO |
| 1 | **Interrupt Vector Mode Supported**- If set indicates that the Function supports the Interrupt Vector Mode of operation. | | RO |
| 2 | **Device Specific Mode Supported**- If set indicates that the Function supports the Device Specific Mode of operation. | | RO |
| 8 | **Extended TPH Requester Supported**- If Set indicates that the Function is capable of generating Requests with a TPH TLP Prefix.  See Section 2.2.7.1for additional details. | | RO |
| 10:9 | **ST Table Location** - Value indicates if and where the ST Table is located. Defined Encodings are: | | RO |
| **00b 01b 10b** | ST Table is not present  ST Table is located in the [TPH Requester Extended Capability](#bookmark192)structure ST Table is located in the MSI-X Table (see Section 7.7.2 ) |



Page 947

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | **11b** Reserved  A Function that only supports the [No ST Mode](#bookmark208)of operation must have a value of 00b in this field. A Function may report a value of 10b only if it implements an MSI-X Capability. |  |
| 26:16 | **ST Table Size** - Value indicates the maximum number of ST Table entries the Function may use. Software reads this field to determine the [ST Table Size](#bookmark209) N, which is encoded as N-1. For example, a returned value of 000 0000 0011b indicates a table size of four entries.  There is an upper limit of 64 entries when the ST Table is located in the [TPH Requester Extended](#bookmark192) [Capability](#bookmark192)structure.  When the ST Table is located in the MSI-X Table, this value is limited by the size of the MSI-X Table. This field is only applicable for Functions that implement an ST Table as indicated by the [ST Table](#bookmark207) [Location](#bookmark207)field. Otherwise, the value in this field is undefined. | RO |

[**7.9.13.3**](7.9.13.3) **TPH Requester Control Register (Offset 08h)**

|  |  |  |  |
| --- | --- | --- | --- |
| 31 10 | 9 8 | 7 3 | 2 0 |
| RsvdP |  | RsvdP |  |

ST Mode Select

TPH Requester Enable

Figure 7-242 TPH Requester Control Register Table 7-196 TPH Requester Control Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 2:0 | **ST Mode Select** -selects the ST Mode of operation. Defined encodings are: | | RW |
| **000b**  **001b**  **010b**  **others** | **NoST Mode**  Interrupt Vector Mode Device Specific Mode reserved for future use |
| Functions that support only the [No ST Mode](#bookmark208)of operation must hardwire this field to 000b.  Function operation is undefined if software enables a mode of operation that does not correspond to a mode supported by the Function.  The default value of this field is 000b.  See Section 6.17.3for details on ST modes of operation. | |
| 9:8 | **TPH Requester Enable** - Controls the ability to issue Request TLPs using either TPH or Extended TPH.  Defined encodings are:  **00b** Function operating as a Requester is not permitted to issue Requests with TPH or Extended TPH | | RW |



Page 948

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | **01b**  **10b 11b** | Function operating as a Requester is permitted to issue Requests with TPH and is not  permitted to issue Requests with Extended TPH Reserved  Function operating as a Requester is permitted to issue Requests with TPH and Extended TPH |  |
| Functions that advertise that they do not support Extended TPH are permitted to hardwire bit 9 of this field to 0b.  The default value of this field is 00b. | |

[**7.9.13.4**](7.9.13.4) **TPH ST Table (Starting from Offset 0Ch)**

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0Ch + 0

0Ch + 02h

|  |  |
| --- | --- |
| ST Upper Entry (0) | ST Lower Entry (0) |
| ST Upper Entry (1) | ST Lower Entry (1) |



0Ch + ST Table Size\*02h

|  |  |
| --- | --- |
| ST Upper Entry (ST Table Size) | ST Lower Entry (ST Table Size) |

A-0783B

Figure 7-243 [TPH ST Table](#bookmark210)

The [TPH ST Table](#bookmark210)must be implemented in the [TPH Requester Extended Capability](#bookmark204)structure if the value of the[ST Table](#bookmark207) [Location](#bookmark207)field is 01b. For all other values, the ST Entry registers must not be implemented. Each implemented ST Entry is 16 bits. The number of ST Entry registers implemented must be equal to the number of ST Table entries supported by

the Function, which is the value of the[ST Table Size](#bookmark209)field plus one.

7 0

15 8

|  |  |  |  |
| --- | --- | --- | --- |
| ST Upper |  |  | ST Lower |

Figure 7-244 TPH ST Table Entry Table 7-197 **TPH ST Table Entry**

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **ST Lower** - This field contains the lower 8 bits of a Steering Tag. Default value of this field is 00h. | RW |



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:8 | **ST Upper** - If the Function’s [Extended TPH Requester Supported](#bookmark206) bit is Set, then this field contains the  upper 8 bits of a Steering Tag. Otherwise, this field is RsvdP. Default value of this field is 00h. | RW |

**7.9.14 LN Requester Extended Capability (LNR Capability)**

The [LN Requester Extended Capability](#bookmark211)is an optional normative capability for Endpoints. All Endpoints that support LN protocol as a Requester must implement this capability. See Section 6.21 . This capability may be implemented by any type of Endpoint, but not by any other Function type.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | |
|  | LNR Control Register | |  | LNR Capability Register | |

Figure 7-245 [LN Requester Extended Capability](#bookmark211)

Byte Offset +000h

+004h

[**7.9.14.1**](7.9.14.1) **LNRExtended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-246 LNRExtended Capability Header Table 7-198 LNRExtended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the extended capability.  PCI Express Extended Capability ID for the LNR Extended Capability is 001Ch. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of capabilities. | RO |

12

0

7 2

8

1

|  |
| --- |
|  |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.14.2**](7.9.14.2) **LNR Capability Register (Offset 04h)**

|  |
| --- |
| 15 13 |
| RsvdP |

|  |
| --- |
| RsvdP |

LNR-64 Supporte

LNR-128 Supported LNR Registration Max

Figure 7-247 LNR Capability Register Table 7-199 LNR Capability Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **LNR-64 Supporte**d - This bit must be 1b if the Endpoint supports LN protocol for 64-byte cachelines as a Requester; otherwise, must be 0b. See Section 6.21.4for additional details. | RO |
| 1 | **LNR-128 Supported**- This bit must be 1b if the Endpoint supports LN protocol for 128-byte cachelines as a Requester; otherwise, must be 0b. | RO |
| 12:8 | **LNR Registration Max** - This field, encoded as a power of 2, indicates the maximum number of  cachelines that this LN Requester is capable of registering concurrently. For example, a value of 00101b indicates that the LN Requester might be capable of registering up to 32 cachelines (25) concurrently, and is capable of registering greater than 16. | RO |

[**7.9.14.3**](7.9.14.3) **LNR Control Register (Offset 06h)**

7 2

0

12 8

15 13

1

|  |
| --- |
| RsvdP |

|  |
| --- |
| RsvdP |

LNR Enable LNR CLS

LNR Registration Limit

Figure 7-248 LNR Control Register Table 7-200 LNR Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **LNREnable** - When this bit is Set, the Endpoint is enabled to operate as an LN Requester. Software is permitted to Clear this bit at anytime. SeeSection 6.21.4for requirements regarding the LNR’s internal registration state. | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Default value of this bit is 0b. |  |
| 1 | **LNR CLS** - This bit controls or indicates the cache line size used with LN protocol by this Requester. See Section 6.21.4for restrictions on setting and modifying this bit.  If this bit is Clear, the cache line size is 64 bytes. If this bit is Set, the cache line size is 128 bytes.  If this LN Requester supports only one cache line size, this bit is permitted to be hardwired to indicate that size. Otherwise, the default value of this bit is 0b. | RW |
| 12:8 | **LNR Registration Limit** - This field, encoded as a power of 2, imposes a limit on the number of  cachelines that this LN Requester is permitted to register concurrently. For example, a value of 00100b indicates that the LN Requester must not register more than 16 cachelines (24) concurrently. See Section 6.21.4 for restrictions on modifying this field.  The default value of this field is 11111b. | RW |

**7.9.15 DPC Extended Capability**

The Downstream Port Containment (DPC) Extended Capability is an optional normative capability that provides a

mechanism for Downstream Ports to contain uncorrectable errors and enable software to recover from them. See

Section 6.2.10 . This capability may be implemented by a Root Port or a Switch Downstream Port. It is not applicable to any other Device/Port type.

If a Downstream Port implements the DPC Extended Capability, that Port must also be capable of reporting the

DL\_Active state, and indicate so by Setting the Data Link Layer Link Active Reporting Capable bit in the Link Capabilities Register. See Section 7.5.3.6 .

If a Downstream Port implements the DPC Extended Capability, it is strongly recommended for that Port to support ERR\_COR Subclasscapability, and indicate so by Setting the ERR\_COR Subclass Capable bit in the Device Capabilities Register. See Section 7.5.3.3 .

The various RP PIO registers must be implemented only by Root Ports that support [RP Extensions for DPC,](#bookmark212) as indicated by the [RP Extensions for DPC](#bookmark213) bit in the [DPC Capability Register.](#bookmark214)



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | | 23  22  21  20  19  18  17  16 | | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | | | |
|  | DPC Control Register | | |  | DPC Capability Register | | |
| DPC Error Source ID Register | | | | | DPC Status Register | | |
| RP PIO Status Register | | | | | | | |
| RP PIO Mask ID Register | | | | | | | |
| RP PIO Severity Register | | | | | | | |
| RP PIO SysError Register | | | | | | | |
|  | | | RP PIO Exception Register | | |  | |
| RP PIO Header Log Register | | | | | | | |
| RP PIO ImpSpec Log Register (Optional) | | | | | | | |
| RP PIOTLP Prefix Log Register (Optional) (Variable Size) | | | | | | | |

Figure 7-249 DPC Extended Capability

[**7.9.15.1**](7.9.15.1) **DPC Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-250 DPC Extended Capability Header

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch +020h +024h +028h +02Ch +030h +034h +038h +03Ch +040h

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-201 DPC Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the extended capability.  PCI Express Extended Capability ID for the DPC Extended Capability is 001Dh. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of capabilities. | RO |

[**7.9.15.2**](7.9.15.2) **DPC Capability Register (Offset 04h)**

15 13 12 11 8 7 6 5 4 0

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

DPC Interrupt Message Number RP Extensions for DPC

Poisoned TLP Egress Blocking Supported DPC Software Triggering Supported

RP PIO Log Size

DL\_Active ERR\_COR Signaling Supported

Figure 7-251 DPC Capability Register Table 7-202 DPC Capability Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 4:0 | **DPC Interrupt Message Number** - This field indicates which MSI/MSI-X vector is used for the interrupt message generated in association with the DPC Capability structure.  For MSI, the value in this field indicates the offset between the base Message Data and the interrupt  message that is generated. Hardware is required to update this field so that it is correct if the number of MSI Messages assigned to the Function changes when software writes to theMultiple Message Enable field in the Message Control Register for MSI.  For MSI-X, the value in this field indicates which MSI-X Table entry is used to generate the interrupt message. The entry must be one of the first 32 entries even if the Function implements more than 32 entries. For a given MSI-X implementation, the entry must remain constant.  If both MSI and MSI-X are implemented, they are permitted to use different vectors, though software is permitted to enable only one mechanism at a time. If MSI-X is enabled, the value in this field must  indicate the vector for MSI-X. If MSI is enabled or neither is enabled, the value in this field must indicate the vector for MSI. If software enables both MSI and MSI-X at the same time, the value in this field is  undefined. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 5 | **RP Extensions for DPC** - If Set, this bit indicates that a Root Port supports a defined set of DPC Extensions that are specific to Root Ports. Switch Downstream Ports must not Set this bit. | RO |
| 6 | **Poisoned TLP Egress Blocking Supported**- If Set, this bit indicates that the Root Port or Switch  Downstream Port supports the ability to block the transmission of a poisoned TLP from its Egress Port. Root Ports that support [RP Extensions for DPC](#bookmark215) must Set this bit. | RO |
| 7 | **DPC Software Triggering Supported**- If Set, this bit indicates that a Root Port or Switch Downstream  Port supports the ability for software to trigger DPC. Root Ports that support [RP Extensions for DPC](#bookmark215) must Set this bit. | RO |
| 11:8 | **RP PIO Log Size** - This field indicates how many DWORDs are allocated for the RP PIO log registers,  comprised by the RP PIO Header Log, the RP PIO ImpSpec Log, and RP PIOTLP Prefix Log. If the Root Port supports [RP Extensions for DPC](#bookmark215), the value of this field must be 4 or greater; otherwise, the value of this field must be 0. See [Section 7.9.15.11 ,](#bookmark219)[Section 7.9.15.12 ,](#bookmark220) and [Section 7.9.15.13 .](#bookmark221) | RO |
| 12 | **DL\_Active ERR\_COR Signaling Supported**- If Set, this bit indicates that the Root Port or Switch  Downstream Port supports the ability to signal with ERR\_COR when the Link transitions to the DL\_Active state. Root Ports that support [RP Extensions for DPC](#bookmark215) must Set this bit. | RO |

[**7.9.15.3**](7.9.15.3) **DPC Control Register (Offset 06h)**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 0 |
| RsvdP |  |  |  |  |  |  |  |  |

 DPC Trigger Enable

 DPC Completion Control  DPC Interrupt Enable

DPC ERR\_COR Enable

 Poisoned TLP Egress Blocking Enable  DPC Software Trigger

DL\_Active ERR\_COR Enable  DPC SIG\_SFW Enable

Figure 7-252 DPC Control Register Table 7-203 DPC Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 1:0 | **DPC Trigger Enable** - This field enables DPC and controls the conditions that cause DPC to be triggered.  Defined encodings are:  **00b** DPC is disabled  **01b** DPC is enabled and is triggered when the Downstream Port detects an unmasked uncorrectable error or when the Downstream Port receives an ERR\_FATAL Message | RW |



Page 955

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | **10b** DPC is enabled and is triggered when the Downstream Port detects an unmasked uncorrectable error or when the Downstream Port receives an ERR\_NONFATALor ERR\_FATALMessage  **11b** Reserved  Default value of this field is 00b. |  |
| 2 | **DPC Completion Control**- This bit controls the Completion Status for Completions formed during DPC.  See Section 2.9.3 .  Defined encodings are:  **0b** Completer Abort (CA) Completion Status  **1b** Unsupported Request (UR) Completion Status Default value of this bit is 0b. | RW |
| 3 | **DPC Interrupt Enable** - When Set, this bit enables the generation of an interrupt to indicate that DPC has  been triggered. See Section 6.2.10.1 . Default value of this bit is 0b. | RW |
| 4 | **DPC ERR\_COR Enable** - When Set, this bit enables the sending of an ERR\_COR Message to indicate that  DPC has been triggered. See Section 6.2.10.2 . Default value of this bit is 0b. | RW |
| 5 | **Poisoned TLP Egress Blocking Enable** - This bit must beRWif the [Poisoned TLP Egress Blocking](#bookmark216)  [Supported](#bookmark216) bit is Set; otherwise, it is permitted to be hardwired to 0b. Software must not Set this bit unless the [Poisoned TLP Egress Blocking Supported](#bookmark216) bit is Set.  When Set, this bit enables the associated Egress Port to block the transmission of poisoned TLPs. See Section 2.7.2.2 .  Default value of this bit is 0b. | RW/RO |
| 6 | **DPC Software Trigger**- This bit must beRWif the [DPC Software Triggering Supported](#bookmark217) bit is Set; otherwise, it is permitted to be hardwired to 0b.  If DPC is enabled and the [DPC Trigger Status](#bookmark226) bit is Clear, when software writes 1b to this bit, DPC is triggered. Otherwise, software writing a 1b to this bit has no effect.  It is permitted to write 1b to this bit while simultaneously writing updated values to other fields in this register, notably the [DPC Trigger Enable](#bookmark223)field. For this case, the[DPC Software Trigger](#bookmark225)semantics are based on the updated value of the[DPC Trigger Enable](#bookmark223)field.  This bit always returns 0b when read. | RW/RO |
| 7 | **DL\_Active ERR\_COR Enable** - This bit must beRWif the [DL\_Active ERR\_COR Signaling Supported](#bookmark222)bit is Set; otherwise, it is permitted to be hardwired to 0b. Software must not Set this bit unless the [DL\_Active](#bookmark222) [ERR\_COR Signaling Supported](#bookmark222) bit is Set.  When Set, this bit enables the associated Downstream Port to signal withERR\_CORwhen the Link  transitions to the DL\_Active state. See Section 6.2.10.5 . Default value of this bit is 0b. | RW/RO |
| 8 | **DPC SIG\_SFW Enable** - This bit must be implemented if theERR\_COR Subclass Capablebit in the Device Capabilities Registeris Set; otherwise, it is permitted to be hardwired to 0b. If the ERR\_COR Subclass  Capable bit is Clear and software Sets this bit, the behavior is undefined.  When Set, this bit enables sending an ERR\_COR Message to indicate a DPC event that’s been enabled for ERR\_CORsignaling. See Section 6.2.10.2and Section 6.2.10.5 . This is an additional and alternative way to enable overall DPC ERR\_CORsignaling beyond the Correctable Error Reporting Enable bit in the | RW/RO |



Page 956

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Device Control Register. This bit does not affect a Function’s ability to sendERR\_COR Messages other than the ECS SIG\_SFWsubclass.  Default value of this bit is 0b. |  |

[**7.9.15.4**](7.9.15.4) **DPC Status Register (Offset 08h)**

12 8

0

3

2 1

6 5

13

4

7

15 14

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

|  |
| --- |
|  |

DPC Trigger Status DPC Trigger Reason DPC Interrupt Status DPC RP Busy

DPC Trigger Reason Extension

RsvdZ

RP PIO First Error Pointer DPC SIG\_SFW Status

RsvdZ

Figure 7-253 DPC Status Register Table 7-204 DPC Status Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 0 | **DPC Trigger Status** - When Set, this bit indicates that DPC has been triggered, and by definition the Port is “in DPC” DPC is event triggered.  While this bit is Set, hardware must direct the LTSSM to the Disabled State. This bit must be cleared before the LTSSM can be released from the Disabled State, after which the Port is no longer in DPC, and the LTSSM must transition to the Detect State. SeeSection 6.2.10for requirements on how long software must leave the Downstream Port in DPC. Once these requirements are met, software is  permitted to clear this bit regardless of the state of other status bits associated with the triggering event.  After clearing this bit, software must honor timing requirements defined in Section 6.6.1with respect to the first Configuration Read following a Conventional Reset.  Default value of this bit is 0b. | | RW1CS |
| 2:1 | **DPC Trigger Reason** - This field indicates why DPC has been triggered. Defined encodings are: | | ROS |
| **00b 01b 10b 11b** | DPC was triggered due to an unmasked uncorrectable error DPC was triggered due to receiving an ERR\_NONFATAL  DPC was triggered due to receiving an ERR\_FATAL  DPC was triggered due to a reason that is indicated by the [DPC Trigger Reason](#bookmark229) [Extension](#bookmark230)field. |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | This field is valid only when the[DPC Trigger Status](#bookmark227) bit is Set; otherwise the value of this field is undefined. | |  |
| 3 | **DPC Interrupt Status** - This bit is Set if DPC is triggered while the [DPC Interrupt Enable](#bookmark224) bit is Set.  This may cause the generation of an interrupt. See Section 6.2.10.1 . Default value of this bit is 0b. | | RW1CS |
| 4 | **DPC RP Busy** - When the[DPC Trigger Status](#bookmark226) bit is Set and this bit is Set, the Root Port is busy with internal activity that must complete before software is permitted to Clear the[DPC Trigger Status](#bookmark226) bit. If software Clears the[DPC Trigger Status](#bookmark226) bit while this bit is Set, the behavior is undefined.  This field is valid only when the[DPC Trigger Status](#bookmark226) bit is Set; otherwise the value of this field is undefined.  This bit is applicable only for Root Ports that support [RP Extensions for DPC,](#bookmark215) and is Reserved for Switch Downstream Ports.  Default value of this bit is undefined. | | RO/RsvdZ |
| 6:5 | **DPC Trigger Reason Extension** - This field serves as an extension to the[DPC Trigger Reason](#bookmark228)field. When that field is valid and has a value of 11b, this field indicates why DPC has been triggered. Defined encodings are: | | ROS |
| **00b 01b 10b 11b** | DPC was triggered due to an RP PIO error  DPC was triggered due to the[DPC Software Trigger](#bookmark225) bit Reserved  Reserved |
| This field is valid only when the[DPC Trigger Status](#bookmark226) bit is Set and the value of the[DPC Trigger Reason](#bookmark228) field is 11b; otherwise the value of this field is undefined. | |
| 12:8 | **RP PIO First Error Pointer** - The value of this field identifies a bit position in the [RP PIO Status](#bookmark232)  [Register,](#bookmark233) and this field is considered valid when that bit is Set. When this field is valid, and software writes a 1b to the indicated RP PIO Status bit (thus clearing it), this field must revert to its default value.  This field is applicable only for Root Ports that support [RP Extensions for DPC,](#bookmark215) and otherwise is Reserved.  If this field is not Reserved, its default value is 11111b, indicating a permanently Reserved RP PIO Status bit, thus guaranteeing that this field is not considered valid. | | ROS/RsvdZ |
| 13 | **DPC SIG\_SFW Status** - If the Function supports ERR\_COR Subclass capability, this bit must be  implemented; otherwise, it must be hardwired to 0b. If implemented, this bit is Set when a SIG\_SFW ERR\_COR Message is sent to signal a DPC event. See Section 6.2.10.2and Section 6.2.10.5 .  Default value of this bit is 0b | | RW1CS/RsvdZ |



Page 958

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.15.5**](7.9.15.5) **DPC Error Source ID Register (Offset 0Ah)**

 15 0 

DPC Error Source ID



Figure 7-254 DPC Error Source ID Register Table 7-205 DPC Error Source ID Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **DPC Error Source ID** - When the[DPC Trigger Reason](#bookmark228)field indicates that DPC was triggered due to the reception of an ERR\_NONFATALor ERR\_FATAL, this register contains the Requester ID of the received Message. Otherwise, the value of this register is undefined. | ROS |

[**7.9.15.6**](7.9.15.6) **RP PIO Status Register (Offset 0Ch)**

This register is present only in Root Ports that support [RP Extensions for DPC.](#bookmark215) See Section 6.2.10.3 .

|  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 | 30 19 | 18 | 17 | 16 | 15 11 | 10 | 9 | 8 | 7 3 | 2 | 1 | 0 |
|  | RsvdZ |  |  |  | RsvdZ |  |  |  | RsvdZ |  |  |  |

Cfg UR Cpl  Cfg CA Cpl  Cfg CTO

I/O UR Cpl  I/O CA Cpl

I/O CTO

Mem UR Cpl

Mem CA Cpl  Mem CTO

Permanently\_Reserved

Figure 7-255 RP PIO Status Register Table 7-206 RP PIO Status Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Cfg UR Cpl** - Configuration Request received UR Completion | RW1CS | 0b |
| 1 | **Cfg CA Cpl** - Configuration Request received CA Completion | RW1CS | 0b |
| 2 | **Cfg CTO** - Configuration Request Completion Timeout | RW1CS | 0b |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 8 | **I/O UR Cpl** - I/O Request received UR Completion | RW1CS | 0b |
| 9 | **I/O CA Cpl** - I/O Request received CA Completion | RW1CS | 0b |
| 10 | **I/O CTO** - I/O Request Completion Timeout | RW1CS | 0b |
| 16 | **Mem UR Cpl** - Memory Request received UR Completion | RW1CS | 0b |
| 17 | **Mem CA Cpl** - Memory Request received CA Completion | RW1CS | 0b |
| 18 | **Mem CTO** - Memory Request Completion Timeout | RW1CS | 0b |
| 31 | **Permanently\_Reserved**, since the default[RP PIO First Error Pointer](#bookmark231)field value points to it. | RsvdZ | 0b |

[**7.9.15.7**](7.9.15.7) **RP PIO Mask Register (Offset 10h)**

This register is present only in Root Ports that support [RP Extensions for DPC.](#bookmark213) See Section 6.2.10.3 .

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 19 | 18 | 17 | 16 | 15 11 | 10 | 9 | 8 | 7 3 | 2 | 1 | 0 |
| RsvdP |  |  |  | RsvdP |  |  |  | RsvdP |  |  |  |

Cfg UR Cpl  Cfg CA Cpl  Cfg CTO

I/O UR Cpl  I/O CA Cpl

I/O CTO

Mem UR Cpl

Mem CA Cpl  Mem CTO

Figure 7-256 RP PIO Mask Register Table 7-207 RP PIO Mask Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Cfg UR Cpl** - Configuration Request received UR Completion | RWS | 1b |
| 1 | **Cfg CA Cpl** - Configuration Request received CA Completion | RWS | 1b |
| 2 | **Cfg CTO** - Configuration Request Completion Timeout | RWS | 1b |
| 8 | **I/O UR Cpl** - I/O Request received UR Completion | RWS | 1b |
| 9 | **I/O CA Cpl** - I/O Request received CA Completion | RWS | 1b |
| 10 | **I/O CTO** - I/O Request Completion Timeout | RWS | 1b |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 16 | **Mem UR Cpl** - Memory Request received UR Completion | RWS | 1b |
| 17 | **Mem CA Cpl** - Memory Request received CA Completion | RWS | 1b |
| 18 | **Mem CTO** - Memory Request Completion Timeout | RWS | 1b |

[**7.9.15.8**](7.9.15.8) **RP PIO Severity Register (Offset 14h)**

This register is present only in Root Ports that support [RP Extensions for DPC.](#bookmark213) See Section 6.2.10.3 .

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 19 | 18 | 17 | 16 | 15 11 | 10 | 9 | 8 | 7 3 | 2 | 1 | 0 |
| RsvdP |  |  |  | RsvdP |  |  |  | RsvdP |  |  |  |

Cfg UR Cpl  Cfg CA Cpl  Cfg CTO

I/O UR Cpl  I/O CA Cpl

I/O CTO

Mem UR Cpl

Mem CA Cpl  Mem CTO

Figure 7-257 RP PIO Severity Register Table 7-208 RP PIO Severity Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Cfg UR Cpl** - Configuration Request received UR Completion | RWS | 0b |
| 1 | **Cfg CA Cpl** - Configuration Request received CA Completion | RWS | 0b |
| 2 | **Cfg CTO** - Configuration Request Completion Timeout | RWS | 0b |
| 8 | **I/O UR Cpl** - I/O Request received UR Completion | RWS | 0b |
| 9 | **I/O CA Cpl** - I/O Request received CA Completion | RWS | 0b |
| 10 | **I/O CTO** - I/O Request Completion Timeout | RWS | 0b |
| 16 | **Mem UR Cpl** - Memory Request received UR Completion | RWS | 0b |
| 17 | **Mem CA Cpl** - Memory Request received CA Completion | RWS | 0b |
| 18 | **Mem CTO** - Memory Request Completion Timeout | RWS | 0b |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.15.9**](7.9.15.9) **RP PIO SysError Register (Offset 18h)**

This register is present only in Root Ports that support [RP Extensions for DPC.](#bookmark213) See Section 6.2.10.3 .

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 19 | 18 | 17 | 16 | 15 11 | 10 | 9 | 8 | 7 3 | 2 | 1 | 0 |
| RsvdP |  |  |  | RsvdP |  |  |  | RsvdP |  |  |  |

Cfg UR Cpl  Cfg CA Cpl  Cfg CTO

I/O UR Cpl  I/O CA Cpl

I/O CTO

Mem UR Cpl

Mem CA Cpl  Mem CTO

Figure 7-258 RP PIO SysError Register Table 7-209 RP PIO SysError Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Cfg UR Cpl** - Configuration Request received UR Completion | RWS | 0b |
| 1 | **Cfg CA Cpl** - Configuration Request received CA Completion | RWS | 0b |
| 2 | **Cfg CTO** - Configuration Request Completion Timeout | RWS | 0b |
| 8 | **I/O UR Cpl** - I/O Request received UR Completion | RWS | 0b |
| 9 | **I/O CA Cpl** - I/O Request received CA Completion | RWS | 0b |
| 10 | **I/O CTO** - I/O Request Completion Timeout | RWS | 0b |
| 16 | **Mem UR Cpl** - Memory Request received UR Completion | RWS | 0b |
| 17 | **Mem CA Cpl** - Memory Request received CA Completion | RWS | 0b |
| 18 | **Mem CTO** - Memory Request Completion Timeout | RWS | 0b |

[**7.9.15.10**](7.9.15.10) **RP PIO Exception Register (Offset 1Ch)**

This register is present only in Root Ports that support [RP Extensions for DPC.](#bookmark213) See Section 6.2.10.3 .

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 19 | 18 | 17 | 16 | 15 11 | 10 | 9 | 8 | 7 3 | 2 | 1 | 0 |
| RsvdP |  |  |  | RsvdP |  |  |  | RsvdP |  |  |  |

Cfg UR Cpl  Cfg CA Cpl  Cfg CTO

I/O UR Cpl  I/O CA Cpl

I/O CTO

Mem UR Cpl

Mem CA Cpl  Mem CTO

Figure 7-259 RP PIO Exception Register Table 7-210 RP PIO Exception Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 0 | **Cfg UR Cpl** - Configuration Request received UR Completion | RWS | 0b |
| 1 | **Cfg CA Cpl** - Configuration Request received CA Completion | RWS | 0b |
| 2 | **Cfg CTO** - Configuration Request Completion Timeout | RWS | 0b |
| 8 | **I/O UR Cpl** - I/O Request received UR Completion | RWS | 0b |
| 9 | **I/O CA Cpl** - I/O Request received CA Completion | RWS | 0b |
| 10 | **I/O CTO** - I/O Request Completion Timeout | RWS | 0b |
| 16 | **Mem UR Cpl** - Memory Request received UR Completion | RWS | 0b |
| 17 | **Mem CA Cpl** - Memory Request received CA Completion | RWS | 0b |
| 18 | **Mem CTO** - Memory Request Completion Timeout | RWS | 0b |

[**7.9.15.11**](7.9.15.11) **RP PIO Header Log Register (Offset 20h)**

This register is implemented only in Root Ports that support [RP Extensions for DPC](#bookmark215). The [RP PIO Header Log Register](#bookmark219)

contains the header from the Request TLP associated with a recorded RP PIO error. Refer toSection 6.2.10.3for further details. This register is 16 bytes and is formatted identically to the Header Log register in AER. See Section 7.8.4.8 .

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

31 24 23 16 15 8 7 0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| RP PIO Header Log Register (1st DW) | | | | | |
| Byte | 0 | Byte 1 | Byte 2 | Byte | 3 |
| Byte | 0 | RP PIO Header Log Register (2nd DW) Byte 1  Byte 2 | | Byte | 3 |
| Byte | 0 | RP PIO Header Log Register (3rd DW) Byte 1  Byte 2 | | Byte | 3 |
| Byte | 0 | RP PIO Header Log Register (4th DW) Byte 1  Byte 2 | | Byte | 3 |

RP-PIO-Header-Log

Figure 7-260 [RP PIO Header Log Register](#bookmark219) Table 7-211 RP PIO Header Log Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 127:0 | **TLP Header** - of the TLP associated with the error | ROS | 0 |

[**7.9.15.12**](7.9.15.12) **RP PIO ImpSpec Log Register (Offset 30h)**

This register is permitted to be implemented only in Root Ports that support [RP Extensions for DPC.](#bookmark215) The [RP PIO ImpSpec](#bookmark220) [Log Register](#bookmark220), if implemented, contains implementation-specific information associated with the recorded error, e.g.,

indicating the source of the Request TLP. Space is allocated for this register if the value of the[RP PIO Log Size](#bookmark218)field is 5 or greater. If space is allocated for the register, but the register is not implemented, the bits must be hardwired to 0b.

31 0 

RP PIO ImpSpec Log



Figure 7-261 RP PIO ImpSpec Log Register Table 7-212 RP PIO ImpSpec Log Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 31:0 | **RP PIO ImpSpec Log** | ROS | 0 |

[**7.9.15.13**](7.9.15.13) **RPPIO TLP Prefix Log Register (Offset 34h)**

This register is permitted to be implemented only in Root Ports that support [RP Extensions for DPC.](#bookmark215) The [RP PIO TLP](#bookmark234) [Prefix Log Register](#bookmark234)contains any End-End TLP Prefixes from the TLP corresponding to a recorded RP PIO error. Refer to Section 6.2.10.3for further details.

If the Root Port supports tracking Non-Posted Requests that contain End-End TLP Prefixes, this register must be

implemented, and must be of sufficient size to record the maximum number of End-End TLP Prefixes for any tracked Request. See Section 2.9.3. The allocated size in DWORDs of the[RP PIO TLP Prefix Log Register](#bookmark234)is the [RP PIO Log Size](#bookmark218)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

minus 5 if the [RP PIO Log Size](#bookmark218)is 9 or less, or 4 if the [RP PIO Log Size](#bookmark218)is greater than 9. The implemented size of the TLP Prefix Log must be less than or equal to the Root Port’s Max End-End TLP Prefixes field value. For the case where the

Root Port never transmits Non-Posted Requests containing End-End TLP Prefixes, the allocated and implemented size of the TLP Prefix Log is permitted to be 0. Any DWORDs allocated but not implemented must be hardwired to zero.

This register is formatted identically to the TLP Prefix Log register in AER, although this register’s allocated size is

variable, whereas the register in AER is always 4 DWORDs. SeeSection 7.8.4.12. The First TLP Prefix Log register contains the first End-End TLP Prefix from the TLP, the Second TLP Prefix Log register contains the second End-End TLP Prefix,

and so forth. If the TLP contains fewer TLP Prefixes than this register accommodates, any remaining TLP Prefix Log registers must contain zero.

31 24 23 16 15 8 7 0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| First PIO TLP Prefix Log Register | | | | | |
| Byte | 0 | Byte 1 | Byte 2 | Byte | 3 |
| Byte | 0 | Second PIO TLP Prefix Log Register Byte 1  Byte 2 | | Byte | 3 |
| Byte | 0 | Third PIO TLP Prefix Log Register Byte 1  Byte 2 | | Byte | 3 |
| Byte | 0 | Fourth PIO TLP Prefix Log Register Byte 1  Byte 2 | | Byte | 3 |

RP-PIO-TLP-Prefix-Log

Figure 7-262 [RP PIO TLP Prefix Log Register](#bookmark221) Table 7-213 RPPIO TLP Prefix Log Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | Attributes | Default |
| 127:0 | **RPPIO TLP Prefix Log** | ROS | 0 |

**7.9.16 Precision Time Management Extended Capability (PTM Capability)**

The [Precision Time Management Extended Capability](#bookmark235)is an optional Extended Capability for discovering and controlling the distribution of a PTM Hierarchy. For Root Complexes, this Capability is required in any Root Port,RCiEP, or RCRBthat supports PTM. For Endpoints and Switch Upstream Ports that support PTM, this Capability is required in exactly one

Function of the Upstream Port and that Capability controls the PTM behavior of all PTM capable Functions associated

with that Upstream Port. For Switch Downstream Ports, PTM behavior is controlled by the same PTM Capability that

controls the associated Switch Upstream Port. The PTM Capability is not permitted in Bridges, Switch Downstream Ports, and Root Complex Event Collectors.

For Switches, a single instance of this Capability controls behavior for the entire Switch. If the Upstream Port of the

Switch is associated with an MFD, it is not required that the controlling Function be the Function corresponding to the Switch Upstream Port. For a given Switch, if this Capability is present, all Downstream Ports of the Switch must

implement the requirements defined in Section 6.22.3.2 .



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | |
| PTM Capability Register | | | | | |
|  | | PTM Control Register | |  | |

Figure 7-263 [PTM Capability](#bookmark235)Structure

[**7.9.16.1**](7.9.16.1) **PTMExtended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-264 PTMExtended Capability Header Table 7-214 PTMExtended Capability Header

Byte Offset

+000h +004h +008h

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  PCI Express Extended Capability ID for the Precision Time Measurement Capability is 001Fh. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities. | RO |

[**7.9.16.2**](7.9.16.2) **PTM Capability Register (Offset 04h)**

This register describes a Function’s support for Precision Time Measurement. Not all fields within this register apply to all Functions capable of implementing PTM.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 31 16 | 15 8 | 7 4 | 3 | 2 | 1 | 0 |
| RsvdP |  | RsvdP |  |  |  |  |

 PTM Requester Capable  PTM Responder Capable

PTM Root Capable  ePTM Capable

Local Clock Granularity

Figure 7-265 PTM Capability Register Table 7-215 PTM Capability Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 0 | **PTM Requester Capable** - Indicates the Function implements the PTM Requester role (seeSection  6.22.3.1 ).  Endpoints and RCiEPs are permitted to Set this bit to indicate that they implement the PTM Requester role.  Switch Upstream Ports must Set this bit if the Switch contains one or more of the following:  • A Downstream Port that implements the PTM Responder role.  • An additional Function that implements the PTM Requester role.  If a Device contains multiple Upstream Port Functions, the value of this bit must be consistent across all such Functions. | | HwInit |
| 1 | **PTM Responder Capable** - Root Ports and RCRBsare permitted to, and Switches supporting PTM must, Set this bit to indicate they implement the PTM Responder role (seeSection 6.22.3.2).  If[PTM Root Capable](#bookmark237)is Set, then this bit must be Set. | | HwInit |
| 2 | **PTM Root Capable** - Root Ports,RCRBs, and Switches are permitted to Set this bit if they are capable of being a source of PTM Master Time (seeSection 6.22.1).  All other Functions must hardwire this bit to 0b. | | HwInit |
| 3 | **ePTM Capable** - If Set, indicates that this device supports Enhanced Precision Time Management (ePTM).  It is strongly recommended that this bit be Set in all PTM Devices. | | HwInit |
| 15:8 | **Local Clock Granularity**- Encodings are: | | HwInit/RsvdP |
| **0000 0000b**  **0000 0001b to 1111 1110b 1111 1111b** | Time Source does not implement a local clock. It simply propagates timing information obtained from further Upstream in the PTM  Hierarchy when responding to PTM Request messages.  Indicates the period of this Time Source’s local clock in ns.  Indicates the period of this Time Source’s local clock is greater than  254 ns. |
| If the PTM[Root Select](#bookmark239) bit is Set, this local clock is used to provide PTM Master Time. Otherwise, the Time Source uses this local clock to locally track PTM Master Time received from further Upstream within a PTM Hierarchy.  This field is RsvdPif the [PTM Root Capable](#bookmark237) bit is 0b. | |



Page 967

8 7 2 1 0

15

|  |
| --- |
| RsvdP |

|  |
| --- |
|  |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.16.3**](7.9.16.3) **PTM Control Register (Offset 08h)**

This register controls a Function’s participation in the Precision Time Measurement mechanism. Not all fields within this register apply to all Functions capable of implementing PTM.

|  |
| --- |
| 31 16 |
| RsvdP |

PTM Enable Root Select

Effective Granularity

Figure 7-266 PTM Control Register Table 7-216 PTM Control Register

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
| 0 | **PTMEnable** - When Set, this Function is permitted to participate in the PTM mechanism according to its selected role(s) (see Section 6.22.2).  Default value is 0b. | | RW |
| 1 | **Root Select** - When Set, if the [PTM Enable](#bookmark240) bit is also Set, this Time Source is the PTM Root.  Within each PTM Hierarchy, it is recommended that system software select only the furthest Upstream Time Source to be the PTM Root.  Default value is 0b.If the value of the[PTM Root Capable](#bookmark237) bit is 0b, this bit is permitted to be hardwired to 0b. | | RW/RO |
| 15:8 | **Effective Granularity**- For Functions implementing the PTM Requester Role, this field provides  information relating to the expected accuracy of the PTM clock, but does not otherwise affect the PTM mechanism.  For Endpoints,system software must program this field to the value representing the maximum [Local](#bookmark238) [Clock Granularity](#bookmark238) reported by the PTM Root and all intervening PTM Time Sources.  For RCiEPs, system software must set this field to the value reported in the[Local Clock Granularity](#bookmark238)field by the associated PTM Time Source.  Permitted values: | | RW/RO |
| **0000 0000b**  **0000 0001b to 1111 1110b**  **1111 1111b** | Unknown PTM granularity - one or more Switches between this  Function and the PTM Root reported a[Local Clock Granularity](#bookmark238)value of 0000 0000b.  Indicates the effective PTM granularity in ns.  Indicates the effective PTM granularity is greater than 254 ns. |
| Default value is 00000b. If[PTM Requester Capable](#bookmark236)is Clear, this field is permitted to be hardwired to 0000 0000b. | |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

**7.9.17 Readiness Time Reporting Extended Capability**

The [Readiness Time Reporting Extended Capability](#bookmark241) provides an optional mechanism for describing the time required for a Device or Function to become Configuration-Ready. In the indicated situations, software is permitted to issue Requests to the Device or Function after waiting for the time advertised in this capability and need not wait for the (longer) times required elsewhere.

Software is permitted to issue requests upon the earliest of:

• Receiving a Readiness Notifications message (seeSection 6.23).

• Waiting the appropriate time as specified in this document or inapplicable specifications including the [PCI] and the [PCI-PM].

• Waiting the time indicated in the associated field of this capability.

• Waiting the time defined by system software or firmware157 .

Software is permitted to cache values from this capability and to use those cached values as long as the same device operating in the same manner has not changed.

This capability is permitted to be implemented in all Functions. A Function must beConfiguration-Readyif:

• The Immediate Readiness bit is Clear and at least[Reset Time](#bookmark242) has elapsed after the completion of Conventional Reset

。 If the Immediate Readiness bit is Set,[Reset Time](#bookmark243)does not apply, and is Reserved

• The Function is associated with an Upstream Port and at least[DL\_Up Time](#bookmark244)has elapsed after the Downstream Port above that Function reportedData Link Layer Link Active (see Section 7.5.3.8).

• The Function supports Function Level Resetand at least[FLR Time](#bookmark245) has elapsed after that Function was issued a Function Level Reset.

• Immediate\_Readiness\_on\_Return\_to\_D0is Clear and at least[D3Hot to D0 Time](#bookmark246) has elapsed after that Function was directed to the D0state from D3Hot.

。 If the Immediate\_Readiness\_on\_Return\_to\_D0 bit is Set,[D3Hot to D0 Time](#bookmark247)does not apply, and is Reserved

When Immediate\_Readiness\_on\_Return\_to\_D0is Clear, a Function must beConfiguration-Readywhen at least[D3Hot to](#bookmark248) [D0 Time](#bookmark249) has elapsed after the Function was directed to the D0state from D3Hot. In addition, the Function must be in

either the D0uninitializedor D0activestate, depending on the value of the No\_Soft\_Reset bit.

For VFs additional behavior is defined inChapter 9 .

If the above conditions do not apply, Function behavior is not determined by the [Readiness Time Reporting Extended](#bookmark241)

[Capability,](#bookmark241) and the Function must respond as defined elsewhere (including, for example, no response or a response with Configuration Retry Status).

The time values reported are determined by implementation-specific mechanisms. A [Valid](#bookmark250) bit is defined in this

capability to permit a device to defer reporting time values, for example to allow hardware initialization through

driver-based mechanisms. If the [Valid](#bookmark251) bit remains Clear and 1 minute has elapsed after device driver(s) have started, software is permitted to assume that no values will be reported.



157. For example, using ACPI tables to provide the equivalent of this capability.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Registers and fields in the[Readiness Time Reporting Extended Capability](#bookmark241)are shown in [Figure 7-267 .](#bookmark252) Time values are encoded in floating point as shown in [Figure 7-268](#bookmark253). The actual time value is Value × Multiplier[Scale]. For example, the value A1Eh represents about 1 second (actually 1.006 sec) and the value 80Ah represents about 10 ms (actually

10.240 ms).

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | |
|  | | Readiness Time Reporting 1 Register | |  | |
|  | | Readiness Time Reporting 2 Register | |  | |

Figure 7-267 [Readiness Time Reporting Extended Capability](#bookmark241)

Byte Offset

+000h +004h +008h

Scale Multiplier

0 1 ns 1 32 ns

2 1,024 ns

3 32,768 ns

4 1,048,576 ns 5 33,554,432 ns 6 Reserved

7 Reserved Multiplier = 32Scale

|  |  |
| --- | --- |
| 11 9 | 8 0 |
| Scale | Value |

Figure 7-268 Readiness Time Encoding

[**7.9.17.1**](7.9.17.1) **Readiness Time Reporting Extended Capability Header (Offset 00h)**

[Figure 7-269](#bookmark254)and [Table 7-217](#bookmark255)detail allocation of fields in the Extended Capability header.

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-269 Readiness Time Reporting Extended Capability Header

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-217 Readiness Time Reporting Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  Extended Capability ID for the [Readiness Time Reporting Extended Capability](#bookmark241)is 0022h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.9.17.2**](7.9.17.2) **Readiness Time Reporting 1 Register (Offset 04h)**

[Figure 7-270](#bookmark256)and [Table 7-218](#bookmark257)detail allocation of fields in the Readiness Time Reporting 1 Register.

11 0

23 12

30 24

31

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
|  |  | RsvdP |  | DL\_Up Time | Reset Time |  |

Valid

Figure 7-270 Readiness Time Reporting 1 Register Table 7-218 Readiness Time Reporting 1 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 11:0 | **Reset Time** - is the time the Function requires to become Configuration-Readyafter the completion of Conventional Reset.  This field is RsvdP if the Immediate Readiness bit is Set. This field is undefined when the [Valid](#bookmark258) bit is Clear.  This field must be less than or equal to the encoded value A1Eh. | HwInit/RsvdP |
| 23:12 | **DL\_Up Time** - is the time the Function requires to become Configuration-Readyafter the  Downstream Port above the Function reports Data Link Layer Link Active.  This field is RsvdPin Functions that are not associated with an Upstream Port. This field is undefined when the [Valid](#bookmark259) bit is Clear.  This field must be less than or equal to the encoded value A1Eh. | HwInit/RsvdP |
| 31 | **Valid**- If Set, indicates that all time values in this capability are valid. If Clear, indicates that the time values in this capability are not yet available. | HwInit |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | Time values may depend on device configuration. Device specific mechanisms, possibly involving the device driver(s), could be involved in determining time values.  If this bit remains Clear and 1 minute has elapsed after all associated device driver(s) have started, software is permitted to assume that this bit will never be set. |  |

[**7.9.17.3**](7.9.17.3) **Readiness Time Reporting 2 Register (Offset 08h)**

[Figure 7-271](#bookmark260)and [Table 7-219](#bookmark261)detail allocation of fields in the Readiness Time Reporting 2 Register.

11 0

23 12

31 24

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  | RsvdP |  | D3Hot to D0 Time | FLR Time |  |

Figure 7-271 Readiness Time Reporting 2 Register Table 7-219 Readiness Time Reporting 2 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 11:0 | **FLR Time** - is the time that the Function requires to become Configuration-Readyafter it was issued an FLR.  This field is RsvdPwhen the Function Level ResetCapability bit is Clear (seeSection 7.5.3.3). This field is undefined when the [Valid](#bookmark258) bit is Clear.  This field must be less than or equal to the encoded value A1Eh. | HwInit/RsvdP |
| 23:12 | **D3Hot toD0 Time** - IfImmediate\_Readiness\_on\_Return\_to\_D0is Clear,[D3Hot to D0 Time](#bookmark262)is the time that the Function requires after it is directed from D3HottoD0 before it isConfiguration-Readyand has returned to eitherD0uninitializedor D0activestate (see the PCI Bus Power Management Interface Specification).  This field is RsvdPif the Immediate\_Readiness\_on\_Return\_to\_D0 bit is Set. This field is undefined when the [Valid](#bookmark258) bit is Clear.  This field must be less than or equal to the encoded value 80Ah. | HwInit/RsvdP |

**7.9.18 Hierarchy ID Extended Capability**

The [Hierarchy ID Extended Capability](#bookmark263) provides an optional mechanism for passing a unique identifier to Functions

within a Hierarchy. At most one instance of this capability is permitted in a Function. This capability is not applicable to Bridges, Root Complex Event Collectors, and RCRBs.

This capability takes three forms: In Upstream Ports:

• This capability is permitted any Function associated with an Upstream Port.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

• This capability is optional in Switch Upstream Ports. Support in Switch Upstream and Downstream Ports is independently optional.

• This capability is mandatory in Functions that use the Hierarchy ID Message. This includes use by the Function’s driver.

• Functions, other than VFs, that have [Hierarchy ID Writeable](#bookmark264)Clear, must report the[Message Requester ID,](#bookmark265)

[Hierarchy ID,](#bookmark266)[System GUID Authority ID,](#bookmark267) and System GUID fields from the most recently receivedHierarchy ID Message.

• All VFs that have [Hierarchy ID Writeable](#bookmark268)Clear, must report the same[Hierarchy ID Valid,](#bookmark269)[Message Requester ID,](#bookmark270) [Hierarchy ID,](#bookmark271)[System GUID Authority ID,](#bookmark272) and System GUID values as their associated PF.

• PFs must implement this capability if any of their VFs implement this capability.

• Functions that have [Hierarchy ID Writeable](#bookmark273)Set must report the[Hierarchy ID Valid,](#bookmark274)[Message Requester ID,](#bookmark275) [Hierarchy ID,](#bookmark276)[System GUID Authority ID, and System GUID values progr](#bookmark277)ammed by software.

In Downstream Ports:

• This capability is permitted in any Downstream Port. It is recommended that it be implemented in Root Ports.

• When present in a Switch Downstream Port, this capability must be implemented in all Downstream Ports of the Switch. Support in Switch Upstream and Downstream Ports is independently optional.

• In Downstream Ports, the[Hierarchy ID,](#bookmark278)[System GUID Authority ID, and System GUID fields are Re](#bookmark279)ad / Write and contain the values to send in theHierarchy ID Message.

• A [Hierarchy ID](#bookmark280)capability is not affected by Hierarchy ID Messages forwarded through the associated Downstream Port.

In RCiEPs:

• VFs that have [Hierarchy ID Writeable](#bookmark281)Clear must report the same[Message Requester ID,](#bookmark282)[Hierarchy ID,](#bookmark283)[System](#bookmark284) [GUID Authority ID,](#bookmark285) and System GUID values as their associated PF.

• PFs must implement this capability if any of their VFs implement this capability.

• Functions, other than VFs, that have [Hierarchy ID Writeable](#bookmark286)Clear, must report the same[Hierarchy ID Valid,](#bookmark287) [Message Requester ID,](#bookmark288)[Hierarchy ID,](#bookmark289)[System GUID Authority ID,](#bookmark290) and System GUID values. The source of this information is outside the scope of this specification.

• Functions that have [Hierarchy ID Writeable](#bookmark291)Set must report the[Hierarchy ID Valid,](#bookmark292)[Message Requester ID,](#bookmark293) [Hierarchy ID,](#bookmark294)[System GUID Authority ID, and System GUID values progr](#bookmark295)ammed by software.

[Figure 7-272](#bookmark296)details the layout of the [Hierarchy ID Extended Capability.](#bookmark263)

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | |
| Hierarchy ID Status Register | | | | | |
|  | | Hierarchy ID Data Register | |  | |
| Hierarchy ID GUID 1 Register | | | | | |
| Hierarchy ID GUID 2 Register | | | | | |
| Hierarchy ID GUID 3 Register | | | | | |
| Hierarchy ID GUID 4 Register | | | | | |
| Hierarchy ID GUID 5 Register | | | | | |

Figure 7-272 [Hierarchy ID Extended Capability](#bookmark263)

Byte Offset +000h

+004h +008h +00Ch +010h +014h +018h +01Ch

[**7.9.18.1**](7.9.18.1) **Hierarchy ID Extended Capability Header (Offset 00h)**

[Figure 7-273](#bookmark297)and [Table 7-220](#bookmark298)detail allocation of fields in the [Hierarchy ID Extended Capability Header.](#bookmark297)

31 20  19 16  15 0 

Next Capability Offset 二 Extended Capability ID



Capability Version

Figure 7-273 Hierarchy ID Extended Capability Header Table 7-220 Hierarchy ID Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 15:0 | **Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  PCI Express[Extended Capability ID](#bookmark299)for the [Hierarchy ID Extended Capability](#bookmark263)is 0028h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability  structure or 000h if no other items exist in the linked list of Capabilities. For Extended Capabilities in configuration space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating the list of Capabilities) or greater than 0FFh. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.18.2**](7.9.18.2) **Hierarchy ID Status Register (Offset 04h)**

[Figure 7-274](#bookmark300)and [Table 7-221](#bookmark301)detail allocation of fields in the [Hierarchy ID Status Register.](#bookmark300)

 15 0 

|  |
| --- |
| 27 16 |
| RsvdZ |

31 30 29 28

Message Requester ID

Hierarchy ID Writeable

Hierarchy ID VF Configurable Hierarchy ID Pending

Hierarchy ID Valid

Figure 7-274 Hierarchy ID Status Register Table 7-221 Hierarchy ID Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 15:0 | **Message Requester ID** - In an Upstream Port, this field contains the Requester ID from the most recently receivedHierarchy ID Message. This field is meaningful only if[Hierarchy ID Valid](#bookmark302) is 1b. This value  identifies the Downstream Port (within this Hierarchy) that sent the Hierarchy ID Message. This  information is not considered part of the Hierarchy ID as it can vary within the Hierarchy (e.g., different Root Ports of one Root Complex), but helps in debug situations to identify the provenance of the  Hierarchy ID information.  In a Downstream Port, this field is RsvdZ.  ForRCiEPs, this field is RsvdZ. This field defaults to 0000h. | RO/RsvdZ |
| 28 | **Hierarchy ID Writeable** - This bit is Set to indicate that the [Hierarchy ID](#bookmark303) Data and GUID registers are read/write. This bit is Clear to indicate that the [Hierarchy ID](#bookmark304)and GUID registers are read only.  In Downstream Ports this bit is hardwired to 1b.  In Upstream Ports, Functions that are not VFs must hardwire this bit to 0b. RCiEPsthat are not VFs, must hardwire this bit to either 0b or 1b.  VFs in an Upstream Port and Root Complex Integrated VFs are permitted to either:  • hardwire this bit to 0b or  • implement this bit as read / write with a default value of 0b. | RW/RO |
| 29 | **Hierarchy ID VF Configurable** - This bit indicates that [Hierarchy ID Writeable](#bookmark264)can be configured. If[Hierarchy ID Writeable](#bookmark264) is implemented as read / write, this bit is 1b. Otherwise this bit is 0b. | RO |
| 30 | **Hierarchy ID Pending** - In Downstream Ports this requests the transmittion of a Hierarchy ID Message. Setting it requests transmission of a message based on the Hierarchy Data and GUID registers in this  capability. This bit is cleared when either the transmit request is satisfied or the Link enters DL\_Down. Behavior is undefined if the Hierarchy Data or GUID registers in this capability are written while this bit is Set.  In Downstream Ports, this bit is Read / Write defaulting to 0b. In all other Functions, this bit is RsvdZ. | RW/RsvdZ |



Page 975

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 31 | **Hierarchy ID Valid**- This bit indicates that the remaining fields in this capability are meaningful. In Downstream Ports, this bit is hardwired to 1b.  In all other Functions, the following rules apply:  • If[Hierarchy ID Writeable](#bookmark264) is Set, this bit is read/write, default 0b. • If[Hierarchy ID Writeable](#bookmark264) is Clear, this bit is read only, default 0b. 。 In VFs, this bit contains the same value as the associated PF.  。 In Functions other than VFs that are associated with an Upstream Port, this bit is Set when a Hierarchy ID Messageis received,and Cleared when the Link is DL\_Down.  。 In RCiEPsother than VFs,this bit contains a system provided value. The mechanism for determining this value is outside the scope of this specification. | RW/RO |

[**7.9.18.3**](7.9.18.3) **Hierarchy ID Data Register (Offset 08h)**

[Figure 7-275](#bookmark305)and [Table 7-222](#bookmark306)detail allocation of fields in the [Hierarchy ID Data Register.](#bookmark305)

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31 | 16 | | 15 8 | 7 0 |
| Hierarchy | ID |  | RsvdP |  |

System GUID Authority ID

Figure 7-275 Hierarchy ID Data Register Table 7-222 Hierarchy ID Data Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 7:0 | **System GUID Authority ID** - This field corresponds to the[System GUID Authority ID](#bookmark307)field in the Hierarchy ID Message. See Section 6.26for details.  This field is meaningful only if[Hierarchy ID Valid](#bookmark302) is 1b.  If[Hierarchy ID Writeable](#bookmark264)is Set, this field is read-write and contains the value programmed by software. If[Hierarchy ID Writeable](#bookmark264) is Clear, this field is read only. The value is determined using the rules defined in [Section 7.9.18 .](#bookmark263)  This field defaults to 00h. | RO/RW |
| 31:16 | **Hierarchy ID** - This field corresponds to the[Hierarchy ID](#bookmark308)field in the Hierarchy ID Message. See Section  6.26 for details.  This field is meaningful only if[Hierarchy ID Valid](#bookmark302) is 1b.  If[Hierarchy ID Writeable](#bookmark264)is Set, this field is read-write and contains the value programmed by software. If[Hierarchy ID Writeable](#bookmark264) is Clear, this field is read only. The value is determined using the rules defined in [Section 7.9.18 .](#bookmark263)  This field defaults to 0000h. | RO/RW |



Page 976

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.18.4**](7.9.18.4) **Hierarchy ID GUID 1 Register (Offset 0Ch)**

[Figure 7-276](#bookmark309)and [Table 7-223](#bookmark310)detail allocation of fields in the [Hierarchy ID GUID 1 Register.](#bookmark309)

15 0

31 16

|  |  |  |  |
| --- | --- | --- | --- |
|  | RsvdP | System GUID 1 |  |

Figure 7-276 Hierarchy ID GUID 1 Register Table 7-223 Hierarchy ID GUID 1 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 15:0 | **System GUID 1** - This field corresponds to bits [143:128] of the System GUID in theHierarchy ID Message. See Section 6.26for details.  This field is meaningful only if[Hierarchy ID Valid](#bookmark292) is 1b.  If[Hierarchy ID Writeable](#bookmark291)is Set, this field is read-write and contains the value programmed by software. If[Hierarchy ID Writeable](#bookmark291) is Clear, this field is read only. The value is determined using the rules defined in [Section 7.9.18 .](#bookmark263)  This field defaults to 0000h. | RO/RW |

[**7.9.18.5**](7.9.18.5) **Hierarchy ID GUID 2 Register (Offset 10h)**

[Figure 7-277](#bookmark311)and [Table 7-224](#bookmark312)detail allocation of fields in the [Hierarchy ID GUID 2 Register.](#bookmark311)

31 0 

System GUID 2



Figure 7-277 Hierarchy ID GUID 2 Register Table 7-224 Hierarchy ID GUID 2 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 31:0 | **System GUID 2** - This field corresponds to bits [127:96] of the System GUID field in theHierarchy ID Message. See Section 6.26for details.  This field is meaningful only if[Hierarchy ID Valid](#bookmark292) is 1b.  If[Hierarchy ID Writeable](#bookmark291)is Set, this field is read-write and contains the value programmed by software. If[Hierarchy ID Writeable](#bookmark291) is Clear, this field is read only. The value is determined using the rules defined in [Section 7.9.18 .](#bookmark263)  This field defaults to 0000 0000h. | RO/RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.18.6**](7.9.18.6) **Hierarchy ID GUID 3 Register (Offset 14h)**

[Figure 7-278](#bookmark313)and [Table 7-225](#bookmark314)detail allocation of fields in the [Hierarchy ID GUID 3 Register.](#bookmark313)

31 0 

System GUID 3

Figure 7-278 Hierarchy ID GUID 3 Register Table 7-225 Hierarchy ID GUID 3 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 31:0 | **System GUID 3** - This field corresponds to bits [95:64] of the System GUID field in theHierarchy ID Message. See Section 6.26for details.  This field is meaningful only if[Hierarchy ID Valid](#bookmark292) is 1b.  If[Hierarchy ID Writeable](#bookmark291)is Set, this field is read-write and contains the value programmed by software. If[Hierarchy ID Writeable](#bookmark291) is Clear, this field is read only. The value is determined using the rules defined in [Section 7.9.18 .](#bookmark263)  This field defaults to 0000 0000h. | RO/RW |

[**7.9.18.7**](7.9.18.7) **Hierarchy ID GUID 4 Register (Offset 18h)**

[Figure 7-279](#bookmark315)and [Table 7-226](#bookmark316)detail allocation of fields in the [Hierarchy ID GUID 4 Register.](#bookmark315)

31 0 

System GUID 4



Figure 7-279 Hierarchy ID GUID 4 Register Table 7-226 Hierarchy ID GUID 4 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 31:0 | **System GUID 4** - This field corresponds to bits [63:32] of the System GUID field in theHierarchy ID Message. See Section 6.26for details.  This field is meaningful only if[Hierarchy ID Valid](#bookmark292) is 1b.  If[Hierarchy ID Writeable](#bookmark291)is Set, this field is read-write and contains the value programmed by software. If[Hierarchy ID Writeable](#bookmark291) is Clear, this field is read only. The value is determined using the rules defined in [Section 7.9.18 .](#bookmark263)  This field defaults to 0000 0000h. | RO/RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.18.8**](7.9.18.8) **Hierarchy ID GUID 5 Register (Offset 1Ch)**

[Figure 7-280](#bookmark317)and [Table 7-227](#bookmark318)detail allocation of fields in the [Hierarchy ID GUID 5 Register.](#bookmark317)

31 0 

System GUID 5

Figure 7-280 Hierarchy ID GUID 5 Register Table 7-227 Hierarchy ID GUID 5 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 31:0 | **System GUID 5** - This field corresponds to bits [31:0] of the System GUID field in theHierarchy ID Message. See Section 6.26for details.  This field is meaningful only if[Hierarchy ID Valid](#bookmark292) is 1b.  If[Hierarchy ID Writeable](#bookmark291)is Set, this field is read-write and contains the value programmed by software. If[Hierarchy ID Writeable](#bookmark291) is Clear, this field is read only. The value is determined using the rules defined in [Section 7.9.18 .](#bookmark263)  This field defaults to 0000 0000h. | RO/RW |

**7.9.19 Vital Product Data Capability (VPD Capability)**

Support of VPD is optional. All Functions are permitted to contain the capability. This includes all Functions of a Multi-Function Deviceassociated with an Upstream Port as well as RCiEPs.

Vital Product Data (VPD) is information that uniquely identifies hardware and, potentially, software elements of a

system. The VPD can provide the system with information on various Field Replaceable Units such as part number, serial number, and other detailed information. The objective from a system point of view is to make this information available to the system owner and service personnel. VPD typically resides in a storage device (for example, a serial EEPROM)

associated with the Function.

Details of the [VPD Data](#bookmark320)is defined in Section 6.28 .

Access to the VPD is provided using the Capabilities List in Configuration Space. The[VPD Capability](#bookmark319)structure is shown in [Figure 7-281 .](#bookmark321)

Byte Offset +000h

+004h

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| VPD Address Register | | | | | | | | | | | | | | | | Next Capability Pointer | | | | | | | | | Capability ID | | | | | | | |
| Message Address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Figure 7-281 [VPD Capability](#bookmark319)Structure

The following protocols are used transfer data between the[VPD Data](#bookmark322)field and the VPD storage component.

• To read VPD information:

1. Issue single write to the[VPD Address Register](#bookmark323)writing the flag bit ([F)](#bookmark324) to 0band [VPD Address](#bookmark325)with the address to read.

2. The hardware device will set[F](#bookmark326)to 1b when 4 bytes of data from the storage component have been transferred to[VPD Data.](#bookmark327)

3. Software can monitor [F](#bookmark328)and, after it becomes 1b, read the VPD information from [VPD Data.](#bookmark329)

Behavior is undefined if either the [VPD Address](#bookmark330)or [VPD Data](#bookmark331)is written, prior to the flag bit becoming 1b.

• To write VPD information to the read/write portion of the VPD space:

1. Write the data to[VPD Data](#bookmark332)

2. Then issue a single write to the[VPD Address Register](#bookmark333)with [F](#bookmark334)set to 1band [VPD Address](#bookmark335)set to the address where the [VPD Data](#bookmark336)is to be stored.

3. The software then monitors[F](#bookmark337)and when it is set to 0b (by device hardware), the [VPD Data](#bookmark338) (all 4 bytes) has been transferred from [VPD Data](#bookmark339)to the storage component.

If either the [VPD Address](#bookmark340)or [VPD Data](#bookmark341)is written, prior to[F](#bookmark342) being becoming 0b, the results of the write operation to the storage component are unpredictable.

Behavior is undefined if a read or write of the storage component is requested and [VPD Address](#bookmark343)is outside the side of the storage component.

The VPD (both the read only items and the read/write fields) is stored information and will have no direct control of any device operations.

[**7.9.19.1**](7.9.19.1) **VPD Address Register**

The [VPD Address Register](#bookmark333)is used to request a read or write of the VPD storage component.

14 0

15

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| F |  | VPD Address |  |  |

Figure 7-282 VPD Address Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-228 VPD Address Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 14:0 | **VPD Address** - DWORD-aligned byte address of the VPD to be accessed. Behavior is undefined if the lowest 2 bits of this field are non-zero. The lowest two bits of the field must be either RW, or RO with a value of 00b. The remaining bits of the field must be RW.  Default is implementation specific. | RW/RO  (see  description) |
| 15 | **F** - The[F](#bookmark345) bit is always written along with[VPD Address.](#bookmark344) The value of[F](#bookmark345)indicates the direction of transfer being requested (0b = read, 1b = write). When the transfer is complete, the [F](#bookmark345) bit value changes to  indicate completion (1b = read complete, 0b = write complete).  Default is implementation specific. | RW |

[**7.9.19.2**](7.9.19.2) **VPD Data Register**

31 0

VPD Data

Figure 7-283 VPD Data Register Table 7-229 VPD Data Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Description | Attributes |
| 31:0 | **VPD Data** -[VPD Data](#bookmark346)can be read through this register. The least significant byte of this register (at offset 04h inthis capability structure) corresponds to the byte of VPD at the address specified by [VPD Address.](#bookmark344) Behavior is undefined for any read or write of this register with Byte Enables other than 1111b.  Default is implementation specific. | RW |

**7.9.20 Native PCIe Enclosure Management Extended Capability (NPEM Extended** **Capability)**

The Native PCIe Enclosure Management Extended (NPEM) Capability is an optional extended capability that is permitted to be implemented by Root Ports, Switch Downstream Ports, and Endpoints.



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31  30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | | 15  14  13  12  11  10  9  8 | | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | | | |
| NPEM Capability Register | | | |  | |
| NPEM Control Register | | | | | |
|  | | NPEM Status Register | | | |

Figure 7-284 [NPEM Extended Capability](#bookmark341)

Byte Offset

+000h +004h +008h +00Ch

[**7.9.20.1**](7.9.20.1) **NPEM Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-285 NPEM Extended Capability Header Table 7-230 NPEM Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the extended capability.  PCI Express Extended Capability ID for the [NPEM Extended Capability](#bookmark341)is 0029h. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of capabilities. | RO |

[**7.9.20.2**](7.9.20.2) **NPEM Capability Register (Offset 04h)**

The [NPEM Capability Register](#bookmark347)contains an overall [NPEM Capable](#bookmark348) bit and a bit map of states supported in the

implementation. Implementations are required to support OK, Locate, Fail, and Rebuild states if[NPEM Capable](#bookmark349) bit is Set. All other states are optional.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

31

0

2

6

8

9

3

12

10

24

23

1

4

5

7

11

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

NPEM Capable

NPEM Reset Capable NPEM OK Capable

NPEM Locate Capable NPEM Fail Capable

NPEM Rebuild Capable NPEM PFA Capable

NPEM Hot Spare Capable

NPEM In A Critical Array Capable NPEM In A Failed Array Capable

NPEM Invalid Device Type Capable NPEM Disabled Capable

Enclosure-specific Capabilities

Figure 7-286 NPEM Capability Register Table 7-231 NPEM Capability Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **NPEM Capable** - When Set, this bit indicates that the enclosure has NPEM functionality. | HwInit |
| 1 | **NPEM Reset Capable** - A value of 1b indicates support for the optional NPEM Reset mechanism described in Section 6.29. This capability is independently optional. | HwInit |
| 2 | **NPEM OK Capable** - When Set, this bit indicates that enclosure has the ability to indicate the NPEM OK state. This bit must be Set if[NPEM Capable](#bookmark348)is also Set. | HwInit |
| 3 | **NPEM Locate Capable** - When Set, this bit indicates that enclosure has the ability to indicate the NPEM Locate state. This bit must be Set if[NPEM Capable](#bookmark348)is also Set. | HwInit |
| 4 | **NPEM Fail Capable** - When Set, this bit indicates that enclosure has the ability to indicate the NPEM Fail state. This bit must be Set if[NPEM Capable](#bookmark348)is also Set. | HwInit |
| 5 | **NPEM Rebuild Capable** - When Set, this bit indicates that enclosure has the ability to indicate the NPEM Rebuild state. This bit must be Set if[NPEM Capable](#bookmark348)is also Set. | HwInit |
| 6 | **NPEM PFA Capable** - When Set, this bit indicates that enclosure has the ability to indicate the NPEM PFA state. This capability is independently optional. | HwInit |
| 7 | **NPEM Hot Spare Capable** - When Set, this bit indicates that enclosure has the ability to indicate the NPEM Hot Spare state. This capability is independently optional. | HwInit |
| 8 | **NPEMIn A Critical Array Capable** - When Set, this bit indicates that enclosure has the ability to indicate the NPEM InA Critical Array state. This capability is independently optional. | HwInit |
| 9 | **NPEMIn A Failed Array Capable** - When Set, this bit indicates that enclosure has the ability to indicate the NPEM InA Failed Array state. This capability is independently optional. | HwInit |
| 10 | **NPEM Invalid Device Type Capable** - When Set, this bit indicates that enclosure has the ability to indicate the NPEM\_Invalid\_ Device\_Type state. This capability is independently optional. | HwInit |



Page 983

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 11 | **NPEM Disabled Capable** - When Set, this bit indicates that enclosure has the ability to indicate the NPEM\_Disabled state. This capability is independently optional. | HwInit |
| 31:24 | **Enclosure-specific Capabilities** - The definition of enclosure-specific bits is outside the scope of this specification. | HwInit |

[**7.9.20.3**](7.9.20.3) **NPEM Control Register (Offset 08h)**

The [NPEM Control Register](#bookmark360)contains an overall [NPEM Enable](#bookmark361) bit and a bit map of states that software controls. Use of Enclosure-specific bits is outside the scope of this specification.

All writes to this register, including writes that do not change the register value, are NPEM commands and should eventually result in a command completion indication in the [NPEM Status Register.](#bookmark362)

31

0

2

6

8

9

3

12

10

24

23

1

4

5

7

11

|  |
| --- |
|  |

|  |
| --- |
| RsvdP |

NPEM Enable

NPEM Initiate Reset NPEM OK Control

NPEM Locate Control NPEM Fail Control

NPEM Rebuild Control NPEM PFA Control

NPEM Hot Spare Control

NPEM In A Critical Array Control NPEM In A Failed Array Control

NPEM Invalid Device Type Control NPEM Disabled Control

Enclosure-specific Controls

Figure 7-287 NPEM Control Register Table 7-232 NPEM Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **NPEM Enable** - When Set, this bit enables the NPEM capability. When Clear, this bit disables the NPEM capability.  Default value of this bit is 0b.  When enabled, this capability operates as defined in this specification. When disabled, the other bits in this capability have no effect and any associated indications are outside the scope of this specification. | RW |
| 1 | **NPEM Initiate Reset** - If[NPEM Reset Capable](#bookmark350) bit is 1b, then a write of 1b to this bit initiates NPEM Reset. If[NPEM Reset Capable](#bookmark350) bit is 0b, then this bit is permitted to be read-only with a value of 0b.  The value read by software from this bit must always be 0b. | RW/RO |
| 2 | **NPEM OK Control**- When Set, this bit specifies that the NPEM OK indication be turned ON. When Clear, this bit specifies that the NPEM OK indication be turned OFF. | RW/RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | If[NPEM OK Capable](#bookmark351) bit in [NPEM Capability Register](#bookmark347)is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b |  |
| 3 | **NPEM Locate Control**- When Set, this bit specifies that the NPEM Locate indication be turned ON. When Clear, this bit specifies that the NPEM Locate indication be turned OFF.  If[NPEM Locate Capable](#bookmark352) bit in the [NPEM Capability Register](#bookmark347)is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b | RW/RO |
| 4 | **NPEM Fail Control**- When Set, this bit specifies that the NPEM Fail indication be turned ON. When Clear, this bit specifies that the NPEM Fail indication be turned OFF.  If[NPEM Fail Capable](#bookmark353) bit in the [NPEM Capability Register](#bookmark347)is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b | RW/RO |
| 5 | **NPEM Rebuild Control**- When Set, this bit specifies that the NPEM Rebuild indication be turned ON. When Clear, this bit specifies that the NPEM Rebuild indication be turned OFF.  If[NPEM Rebuild Capable](#bookmark354) bit in [NPEM Capability Register](#bookmark347)is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b | RW/RO |
| 6 | **NPEM PFA Control**- When Set, this bit specifies that the NPEM PFA indication be turned ON. When Clear, this bit specifies that the NPEM PFA indication be turned OFF.  If[NPEM PFA Capable](#bookmark355) bit in [NPEM Capability Register](#bookmark347)is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b | RW/RO |
| 7 | **NPEM Hot Spare Control**- When Set, this bit specifies that the NPEM Hot Spare indication be turned ON. When Clear, this bit specifies that the NPEM Hot Spare indication be turned OFF.  If[NPEM Hot Spare Capable](#bookmark355) bit in [NPEM Capability Register](#bookmark347)is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b | RW/RO |
| 8 | **NPEMIn A Critical Array Control**- When Set, this bit specifies that the NPEM InA Critical Array indication be turned ON. When Clear, this bit specifies that the NPEM InA Ciritical Array indication be turned OFF. If[NPEM In A Critical Array Capable](#bookmark356) bit in [NPEM Capability Register](#bookmark347)is 0b, this bit is permitted to be  read-only with a value of 0b.  Default value of this bit is 0b | RW/RO |
| 9 | **NPEMIn A Failed Array Control**- When Set, this bit specifies that the NPEM InA Failed Array indication be turned ON. When Clear, this bit specifies that the NPEM InA Failed Array indication be turned OFF. If[NPEM In A Failed Array Capable](#bookmark357) bit in [NPEM Capability Register](#bookmark347)is 0b, this bit is permitted to be  read-only with a value of 0b.  Default value of this bit is 0b | RW/RO |
| 10 | **NPEM Invalid Device Type Control**- When Set, this bit specifies that the NPEM Invaild Device Type  indication be turned ON. When Clear, this bit specifies that the NPEM Invalid Device Type indication be turned OFF. | RW/RO |



Page 985

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | If[NPEM Invalid Device Type Capable](#bookmark358) bit in [NPEM Capability Register](#bookmark347)is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b |  |
| 11 | **NPEM Disabled Control**- When Set, this bit specifies that the NPEM Disabled indication be turned ON. When Clear, this bit specifies that the NPEM Disabled indication be turned OFF.  If[NPEM Disabled Capable](#bookmark359) bit in [NPEM Capability Register](#bookmark347)is 0b, this bit is permitted to be read-only with a value of 0b.  Default value of this bit is 0b | RW/RO |
| 31:24 | **Enclosure-specific Controls** - The definition of enclosure-specific bits is outside the scope of this  specification. Enclosure-specific software is permitted to change the value of this field. Other software must preserve the existing value when writing this register.  Default value of this field is 00h | RW/RO |

[**7.9.20.4**](7.9.20.4) **NPEM Status Register (Offset 0Ch)**

31

0

24

23

1

|  |
| --- |
|  |

|  |
| --- |
| RsvdZ |

NPEM Command Completed Enclosure-specific Status

Figure 7-288 NPEM Status Register Table 7-233 NPEM Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **NPEM Command Completed**- This bit is Set when an NPEM command has completed, and the NPEM controller is ready to accept a subsequent command.  This bit is permitted to be hardwired to 1b if the enclosure is able to accept writes that update any portion of the NPEM Control register without any delay between successive writes.  Default value of this bit is 0b.  Software must wait for an NPEM command to complete before issuing the next NPEM command. However, if this bit is not set within 1 second limit on command execution, software is permitted to repeat the NPEM command or issue the next NPEM command. If software issues a write before the Port has completed processing of the previous command and before the 1 second time limit has expired, the Port is permitted to either accept or discard the write. Such a write is considered a programming error, and could result in a discrepancy between the[NPEM Control Register](#bookmark360)and the enclosure element state. To recover from such a programming error and return the enclosure to a consistent state, software must issue a write to the[NPEM Control Register](#bookmark360)which conforms to the NPEM command completion rules. | RW1C/RO |
| 31:24 | **Enclosure-specific Status** - The definition of enclosure specific bits is outside the scope of this  specification. Enclosure specific software is permitted to write non-zero values to this field. Other software must write 00h to this field. | RsvdZ/RO/RW1C |



Page 986



31 20

Next Capability Offset

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | The default value of this field is enclosure-specific. This field is permitted to be hardwired to 00h. |  |

**7.9.21 Alternate Protocol Extended Capability**

The Alternate Protocol Extended Capability structure is optional. It is only permitted in:

• A Function associated with a Downstream Port.

• Function 0 (and only Function 0) of a Device associated with an Upstream Port.

[Figure 7-289](#bookmark363)details allocation of register fields in the Alternate Protocol Extended Capability structure.

Byte Offset +000h

+004h +008h +00Ch +010h

|  |  |  |  |
| --- | --- | --- | --- |
| 31 30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | |
| Alternate Protocol Capabilities Register | | | |
| Alternate Protocol Control Register | | | |
| Alternate Protocol Data 1 Register | | | |
| Alternate Protocol Data 2 Register | | | |

Figure 7-289 Alternate Protocol Extended Capability

[**7.9.21.1**](7.9.21.1) **Alternate Protocol Extended Capability Header (Offset 00h)**

|  |
| --- |
| 19 16 |
|  |

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-290 Alternate Protocol Extended Capability Header Table 7-234 Alternate Protocol Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  The Extended Capability ID for the Alternate Protocol Capability is 002Bh. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

[**7.9.21.2**](7.9.21.2) **Alternate Protocol Capabilities Register (Offset 04h)**

31 9 8

|  |
| --- |
| 7 0 |
|  |

|  |
| --- |
| RsvdP |

Alternate Protocol Count

Alternate Protocol Selective Enable Supported

Figure 7-291 Alternate Protocol Capabilities Register Table 7-235 Alternate Protocol Capabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Alternate Protocol Count** - Indicates the number of Alternate Protocols supported by one or more Lanes of this Link.  Since support for PCI Express is mandatory, the value of this field must be greater than or equal to 1. | HwInit |
| 8 | **Alternate Protocol Selective Enable Supported**- If Set, the [Alternate Protocol Selective Enable Mask](#bookmark366) [Register](#bookmark367) is present. If Clear, the [Alternate Protocol Selective Enable Mask Register](#bookmark368) is not present and Alternate Protocol Negotiation is controlled soley by the [Alternate Protocol Negotiation Global Enable](#bookmark369) bit.  In Upstream Ports, this bit is hardwired to 0b.  In Downstream Ports, this bit is HwInitwith an implementation specific default value. | RO/HwInit |

[**7.9.21.3**](7.9.21.3) **Alternate Protocol Control Register (Offset 08h)**

31 9 8

|  |
| --- |
| 7 0 |
|  |

|  |
| --- |
| RsvdP |

Alternate Protocol Index Select

Alternate Protocol Negotiation Global Enable

Figure 7-292 Alternate Protocol Control Register

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Table 7-236 Alternate Protocol Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **Alternate Protocol Index Select** - This field determines which Lane and which Alternate Protocol of that  Lane is visible in [Alternate Protocol Data 1 Register](#bookmark371)and [Alternate Protocol Data 2 Register.](#bookmark372)  The default value of this field is 00h. Unused bits in this field are permitted to be hardwired to 0b. If[Alternate Protocol Count](#bookmark364) is 01h, this field is permitted to be hardwired to 00h.  Behavior is undefined if this field is greater than[Alternate Protocol Count.](#bookmark364)  Specific [Alternate Protocol Index Select](#bookmark370)values are permitted to be disabled without renumbering other protocol index values. Disabled entries return an Alternate Protocol Vendor IDof FFFFh. | RW |
| 8 | **Alternate Protocol Negotiation Global Enable** - When this bit is Set, Alternate Protocol Negotiation is enabled for this Link. When this bit is Clear, Alternate Protocol Negotiation is disabled for this Link.  Default is 0b. | RW |

[**7.9.21.4**](7.9.21.4) **Alternate Protocol Data 1 Register (Offset 0Ch)**

2 0

4 3

31 16

15 5

|  |  |  |  |
| --- | --- | --- | --- |
| Alternate Protocol Vendor ID |  |  |  |

Alternate Protocol Usage Information

RsvdP

Alternate Protocol Details

Figure 7-293 Alternate Protocol Data 1 Register Table 7-237 Alternate Protocol Data 1 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 2:0 | **Alternate Protocol Usage Information** - This field contains the Modified TS Usageassociated alternate protocol associated with the [Alternate Protocol Index Select](#bookmark370)value.  IfAlternate Protocol Vendor ID is FFFFh, the value of this field is undefined. | RO |
| 15:5 | **Alternate Protocol Details** - This field contains the Alternate Protocol Detailsassociated alternate protocol associated with the [Alternate Protocol Index Select](#bookmark370)value.  IfAlternate Protocol Vendor ID is FFFFh, the value of this field is undefined. | RO |
| 31:16 | **Alternate Protocol Vendor ID** - This field contains the Vendor ID associated alternate protocol associated with the [Alternate Protocol Index Select](#bookmark370)value.  Bits 7:0 of this field contain bits 7:0 of Vendor ID (Symbol 10). Bits 15:8 of this field contain bits 15:8 of Vendor ID (Symbol 11).  If[Alternate Protocol Index Select](#bookmark370) is greater than or equal to[Alternate Protocol Count,](#bookmark364) this field contains FFFFh.  If[Alternate Protocol Index Select](#bookmark370) is associated with a disabled alternate protocol, this field contains FFFFh. | RO |



Page 989

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.21.5**](7.9.21.5) **Alternate Protocol Data 2 Register (Offset 10h)**

23 0

31 24

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  | RsvdP |  | Modified TS Information 2 |  |  |

Figure 7-294 Alternate Protocol Data 2 Register Table 7-238 Alternate Protocol Data 2 Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 23:0 | **Modified TS Information 2** - This field contains the value for symbols 12 throught 14 for the alternate protocol associated with the [Alternate Protocol Index Select](#bookmark370)value.  IfAlternate Protocol Vendor ID is FFFFh, the value of this field is undefined. Bits 7:0 contain the value of Symbol 12.  Bits 16:8 contain the value of Symbol 13. Bits 23:16 contain the value of Symbol 14. | RO |

[**7.9.21.6**](7.9.21.6)**Alternate Protocol Selective Enable Mask Register (Offset 14h)**

This register is present if[Alternate Protocol Selective Enable Supported](#bookmark365) is Set.

This register consists of a bit mask of size [Alternate Protocol Count](#bookmark364) bits. Each bit corresponds to a valid value of[Alternate](#bookmark370) [Protocol Index Select](#bookmark370). This register is an integral number of DWORDs in size.

When [Alternate Protocol Negotiation Global Enable](#bookmark369)is Set, a particular bit in this register is Set, and the corresponding Alternate Protocol is not disabled (see[Alternate Protocol Index Select](#bookmark370)), the next Alternate Protocol negotiation is

permitted to consider using that Alternate Protocol. When a particular bit in this register is Clear, the next Alternate Protocol negotiation is not permitted to consider using the corresponding Alternate Protocol.

Changes to this field will affect the next Alternate Protocol negotiation and have no effect on current operation of the Link (regardless of current protocol).

31 1 0 

Alternate Protocol Selective Enable Mask - Others 

Alternate Protocol Selective Enable Mask - PCI Express

Figure 7-295 Alternate Protocol Selective Enable Mask Register Table 7-239 Alternate Protocol Selective Enable Mask Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Alternate Protocol Selective Enable Mask - PCI Express** - The PCI Express Protocol is always index 00h. The default value of this bit is 1b (i.e., PCI Express is always enabled by default). | RWS |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | This bit is permitted to be hardwired to 1b. |  |
| 31:1 | **Alternate Protocol Selective Enable Mask - Others** - Other bits in this register represent protocols other than PCI Express. The default values of these “other” bits is implementation specific.  The width of this field is shown here as 32 bits. The actual width derpends on [Alternate Protocol Count.](#bookmark364) Bits in this field corresponding to disabled Alternate Protocol Index values are permitted to be  hardwired to 0b.  Bits in this field corresponding to[Alternate Protocol Index Select](#bookmark370)values above[Alternate Protocol Count](#bookmark364) are permitted to be hardwired to 0b. | RWS |

**7.9.22 Conventional PCI Advanced Features Capability (AF)**

This capability is optional. It is permitted only in Conventional PCI Functions that are integrated into a Root Complex. A Function may contain at most one instance of this capability.

[Figure 7-296](#bookmark374)shows the layout of this capability.

Note: Due to document production limitations, this figure shows an 8 byte capability while the actual capability is only 6 bytes long. Bytes 6 and 7 in the figure are not part of the capability.

|  |  |  |  |
| --- | --- | --- | --- |
| 31 30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| AF Capabilities | Capability Header | | |
| Unused | | AF Status | AF Control |

Figure 7-296 [Conventional PCI Advanced Features Capability (AF)](#bookmark373)

Byte Offset +000h

+004h

[**7.9.22.1**](7.9.22.1) **Advanced Features Capability Header (Offset 00h)**

7 0

15 8

23 16

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| LENGTH | NXT\_PTR |  | CAP\_ID |  |

Figure 7-297 Advanced Features Capability Header Table 7-240 Advanced Features Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:0 | **CAP\_ID** - The value of 13h inthis field identifies the Function as being AF capable. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:8 | **NXT\_PTR** - Pointer to the next item in the capabilities list. Must be 00h for the final item in the list. | RO |
| 23:16 | **LENGTH** - AF Structure Length (Bytes). Shall return a value of 06h. | RO |

[**7.9.22.2**](7.9.22.2) **AF Capabilities Register (Offset 03h)**

|  |  |  |
| --- | --- | --- |
| 7 2 | 1 | 0 |
| Reserved |  |  |

TP\_CAP

 FLR\_CAP

Figure 7-298 AF Capabilities Register Table 7-241 AF Capabilities Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **TP\_CAP** - Set to indicate support for the [Transactions Pending (TP)](#bookmark375) bit. TP\_CAP must be Set if FLR\_CAP is Set. | HwInit |
| 1 | **FLR\_CAP** - Set to indicate support for [Function Level Reset (INITIATE\_FLR).](#bookmark376) | HwInit |
| 7:2 | Reserved - Shall be implemented as read only returning a value of 000 0000b. | RO |

[**7.9.22.3**](7.9.22.3) **Conventional PCI Advanced Features Control Register (Offset 04h)**

0

7 1

|  |  |
| --- | --- |
| Reserved |  |

YFunction Level Reset (INITIATE\_FLR)

Figure 7-299 Conventional PCI Advanced Features Control Register Table 7-242 Conventional PCI Advanced Features Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **Function Level Reset (INITIATE\_FLR)** - Awrite of 1b initiates a Function Level Reset (FLR). Registers and state information that do not apply to Conventional PCI are exempt from the FLR requirements in this specification (see Section 6.6.2).  The value read by software from this bitshall always be 0b. | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 7:1 | Reserved - Shall be implemented as read only returning a value of 000 0000b. | RO |

[**7.9.22.4**](7.9.22.4) **AF Status Register (Offset 05h)**

0

7 1

|  |  |
| --- | --- |
| Reserved |  |

YTransactions Pending (TP)

Figure 7-300 AF Status Register Table 7-243 AF Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **TransactionsPending (TP)** - A value of 1b indicates that the Function has issued one or more  non-posted transactions which have not been completed, including non-posted transactions that a target has terminated with Retry.  A value 0b indicates that all non-posted transactions have been completed. | RO |
| 7:1 | Reserved - Shall be implemented as read only returning a value of 000 0000b. | RO |

**7.9.23 SFI Extended Capability**

The SFI (System Firmware Intermediary) Extended Capability is an optional capability that provides system firmware

with enhanced control over primarily hot-plug mechanisms, and enables system firmware to operate as an intermediary between certain events and the operating system (see Section 6.7.4). This capability may be implemented by a Root

Port or a Switch Downstream Port. It is not applicable to any other Device/Port type.

If a Downstream Port implements the SFI Extended Capability, that Port must support ERR\_COR Subclass capability, and indicate so by Setting the ERR\_COR Subclass Capable bit in the Device Capabilities Register. See see Section 7.5.3.3 .

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| 31 30  29  28  27  26  25  24 | 23  22  21  20  19  18  17  16 | 15  14  13  12  11  10  9  8 | 7  6  5  4  3  2  1  0 |
| PCI Express Extended Capability Header | | | |
| SFI Control Register | | SFI Capability Register | |
| RsvdP | | SFI Status Register | |
| SFI CAM Address | | | |
| SFI CAM Data | | | |

Figure 7-301 [SFI Extended Capability](#bookmark377)

Byte Offset +000h

+004h +008h +00Ch +010h

[**7.9.23.1**](7.9.23.1) **SFI Extended Capability Header (Offset 00h)**

[Figure 7-302](#bookmark378)and [Table 7-244](#bookmark379)detail allocation of fields in the Extended Capability header.

|  |
| --- |
| 19 16 |
|  |

31 20

Next Capability Offset

|  |
| --- |
| 15 0 |
|  |

PCI Express Extended Capability ID Capability Version

Figure 7-302 SFI Extended Capability Header Table 7-244 SFI Extended Capability Header

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 15:0 | **PCI Express Extended Capability ID** - This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.  Extended Capability ID for the [SFI Extended Capability](#bookmark377)is 002Ch. | RO |
| 19:16 | **Capability Version** - This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification. | RO |
| 31:20 | **Next Capability Offset** - This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.  For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of  Capabilities) or greater than 0FFh. | RO |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.23.2**](7.9.23.2) **SFI Capability Register (Offset 04h)**

|  |  |
| --- | --- |
| 15 1 | 0 |
| RsvdP |  |

YSFI OOB PD Supported

Figure 7-303 SFI Capability Register Table 7-245 SFI Capability Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **SFI OOBPD Supported**- When Set, this bit indicates that this slot supports reporting the out-of-band presence detect state. If this Downstream Port has no implemented slot (as indicated by the Slot  Implemented bit in the PCI Express Capabilities Register), then the value of this bit must be 0b. | HwInit |

[**7.9.23.3**](7.9.23.3) **SFI Control Register (Offset 06h)**

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 10 | 9 | 8 | 7 | 6 | 5 4 | 3 | 2 | 1 | 0 |
| RsvdP |  |  |  |  |  |  |  |  |  |

PD State Mask DLL State Mask

SFI SFI SFI SFI SFI

OOB PD Changed Enable DLL State Changed Enable DPF Control

HPS Suppress DRS Mask

 SFI  SFI  SFI  SFI

DRS Signaling Enable DRS Trigger

Figure 7-304 SFI Control Register Table 7-246 SFI Control Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **SFIPD State Mask** - When Set, this bit masks the Presence Detect State bit in the Slot Status Register, making its value 0b, regardless of the actual presence detect state. Otherwise, its value indicates the actual state. | RW |

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |
| --- | --- | --- | --- |
| Bit Location | Register Description | | Attributes |
|  | If the value of thePresence Detect State bit changes when the [SFI PD State Mask](#bookmark381) bit value changes, this must cause aPresence Detect Changedevent (seeSection 6.7.3).  Default value of this bit is 0b. | |  |
| 1 | **SFIDLL State Mask** - When Set, this bit masks the Data Link Layer Link Active bit in the Link Status Register, making its value 0b, regardless of the actual Data Link Layer state. Otherwise, its value indicates the actual state.  If the value of theData Link Layer Link ActiveState bit changes when the [SFI DLL State Mask](#bookmark382) bit value changes, this must cause aData Link Layer State Changedevent (seeSection 6.7.3).  Default value of this bit is 0b. | | RW |
| 2 | **SFI OOBPD Changed Enable** - When Set, this bit enables sending an ERR\_CORMessage for the [SFI OOB](#bookmark383) [PD Changed](#bookmark384)event. See Section 6.7.4.1for other necessary conditions.  This bit must be RW if the [SFI OOB PD Supported](#bookmark380) bit is Set; otherwise, it is permitted to be hardwired to 0b. If the [SFI OOB PD Supported](#bookmark380) bit is Clear and software Sets this bit, the behavior is undefined.  Default value of this bit is 0b. | | RW/RO |
| 3 | **SFIDLL State Changed Enable** - When Set, this bit enables sending an ERR\_COR Message for the [SFI DLL](#bookmark385) [State Changed](#bookmark386)event. See Section 6.7.4.1for other necessary conditions.  Default value of this bit is 0b. | | RW |
| 5:4 | **SFIDPF Control**- This field controls the level of Downstream Port Filtering (DPF) enabled on the  Downstream Port, governing which Request TLPs targeting Downstream Components get filtered; that is, handled as if the Link is in DL\_Down. See Section 6.7.4.2 .  Defined encodings are: | | RW |
| **00b 01b 10b 11b** | Disabled  Filter all Request TLPs  Filter only Configuration Request TLPs Reserved |
| Default value of this field is 00b. | |
| 6 | **SFI HPS Suppress** - When Set, this bit forces theHot-Plug Surprise (HPS) bit in the Slot Capabilities Registerto be Clear and disables associated Hot-Plug Surprise functionality. See Section 6.7.4.4 . Default value of this bit is 0b. | | RW |
| 7 | **SFIDRS Mask** - When Set, this bit masks the DRS Message Received bit in the Link Status 2 Register,  making its value 0b, regardless of the actual DRS Message Received state. Otherwise, its value indicates the actual state.  If the value of theDRS Message Received bit changes from Clear to Set when the [SFI DRS Mask](#bookmark387) bit is  Cleared,this must trigger any notification enabled by the DRS Signaling Controlfield in the Link Control Register (see Section 7.5.3.7).  Default value of this bit is 0b. | | RW |
| 8 | **SFIDRS Signaling Enable** - When Set, this bit enables sending an ERR\_COR Message for the SFI DRS Received event. See Section 6.7.4.1for other necessary conditions.  Default value of this bit is 0b. | | RW |
| 9 | **SFIDRS Trigger**- If the [SFI DRS Mask](#bookmark387) bit is Clear, when software writes a 1b to this bit, the Downstream Port must behave as if a DRS Message was received. Otherwise, software writing a 1b to this bit has no effect. | | RW |



Page 996

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
|  | It is permitted to write 1b to this bit while simultaneously writing updated values to other fields in this register, notably the [SFI DRS Mask](#bookmark387) bit. For this case, the [SFI DRS Trigger](#bookmark388)semantics are based on the updated value of the[SFI DRS Mask](#bookmark387) bit.  This bit always returns 0b when read. |  |

[**7.9.23.4**](7.9.23.4) **SFI Status Register (Offset 08h)**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 15 6 | 5 | 4 | 3 | 2 | 1 | | 0 |
| RsvdZ |  |  |  |  |  |  | |

SFI PD State

 SFI OOB PD State

SFI OOB PD Changed  SFI DLL State

 SFI DLL State Changed  SFI DRS Received

Figure 7-305 SFI Status Register Table 7-247 SFI Status Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 0 | **SFIPD State** - This bit always indicates the actual presence detect state associated with the Presence  Detect State bit in the Slot Status Register, even when the value of that bit is being masked by the [SFI PD](#bookmark381) [State Mask](#bookmark381) bit. | RO |
| 1 | **SFI OOBPD State** - This bit indicates the out-of-band presence detect state, independent of the in-band presence detect state.  This bit must be implemented if the [SFI OOB PD Supported](#bookmark380) bit is Set; otherwise, it is permitted to be hardwired to 0b. | RO |
| 2 | **SFI OOBPD Changed** - This bit is Set when the value reported in the[SFI OOB PD State](#bookmark389)bit is changed. | RW1C |
| 3 | **SFIDLL State** - This bit always indicates the actual link state associated with the Data Link Layer Link Active bit in the Link Status Register, even when the value of that bit is being masked by the [SFI DLL](#bookmark382) [State Mask](#bookmark382) bit. | RO |
| 4 | **SFIDLL State Changed** - This bit is Set when the value reported in the [SFI DLL State](#bookmark390) bit is changed. | RW1C |
| 5 | **SFIDRS Received**- This bit always indicates the actual state associated with the DRS Message Received bit in the Link Status 2 Register, even when the value of that bit is being masked by the [SFI PD State Mask](#bookmark381) bit.  Clearing the [SFI DRS Received](#bookmark391) bit (by writing a 1b to it) must also cause the actual state associated with the DRS Message Received bit to be Cleared. | RW1C |



Page 997

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

[**7.9.23.5**](7.9.23.5) **SFI CAM Address Register (Offset 0Ch)**

27 0

31 28

|  |  |  |
| --- | --- | --- |
| RsvdP | SFI CAM Address |  |

Figure 7-306 SFI CAM Address Register Table 7-248 SFI CAM Address Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 27:0 | **SFI CAM Address** - This field specifies the target Bus, Device, and Function Numbers, along with the Extended Register Number and Register Number, in the format specified by Table 7-1 . | RW |

[**7.9.23.6**](7.9.23.6) **SFI CAM Data Register (Offset 10h)**

31 0 

SFI CAM Data



Figure 7-307 SFI CAM Data Register Table 7-249 SFI CAM Data Register

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| 31:0 | **SFI CAM Data** - When this field is read, the SFI CAM generates and transmits a Configuration Read  Request on the Link below this Port. When this field is written, the SFI CAM generates and transmits a Configuration Write Request on the Link below this Port. In both cases, the target of the Configuration Request is determined by the value of the[SFI CAM Address Register.](#bookmark392) See Section 6.7.4.3 . | RW |

**7.9.24 Subsystem ID and Sybsystem Vendor ID Capability**

The [Subsystem ID and Sybsystem Vendor ID Capability](#bookmark393)is an optional capability used to uniquely identify the add-in card or subsystem where the PCI device resides. It provieds a mechanism for add-in card vendors to distinguish their add-in cards from one another even though the add-in cards may have the same PCI bridge on them (and,therefore, the same Vendor ID and Device ID). The format of the capability is shown in [Figure 7-308 .](#bookmark394) The fields are described in [Table 7-250 .](#bookmark395)

This capability is only permitted in Type 1 Configuration Space Headers.

Byte Offset +000h

+004h

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | | 24 | 23 | 22 | | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | | | | | | | | | | | | | | | | | | Next Capability Pointer | | | | | | | | Capability ID | | | | | | | |
|  | | | | | | | SSID | | | |  | | | | | | | SSVID | | | | | | | | | | | | | | | |

Figure 7-308 [Subsystem ID and Sybsystem Vendor ID Capability](#bookmark393) Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability

|  |  |  |
| --- | --- | --- |
| Bit Location | Register Description | Attributes |
| DWORD 0 Bits 7:0 | **Capability ID** - Indicates the PCI Express Capability structure. This field must return a Capability ID of 0Dh indicating that this is a [Subsystem ID and Sybsystem Vendor ID Capability](#bookmark393)structure. | RO |
| DWORD 0 Bits 15:8 | **Next Capability Pointer** - This field contains the offset to the next PCI Capability structure or 00h if no other items exist in the linked list of Capabilities. | RO |
| DWORD 1 Bits 15:0 | **SSVID** - The SSVID identifies the manufacturer of the add-in card or subsystem. The SSVID is assigned by PCI-SIG to insure uniqueness (the Vendor ID isused as the SSVID also). This field is read-only. | HwInit |
| DWORD 1 Bits 31:16 | **SSID** - The SSID identifies the particular add-in card or subsystem and is assigned by the vendor. This field is read-only. | HwInit |



Page 999

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0