Digital Design and Computer Organisation Laboratory UE22CS251A

3rd Semester, Academic Year 2023

Date: 16-08-2023

Name: K. Haripriya	SRN: PES2UG22CS243	Section: D
Week#1	Program Number:	1
	TITLE:	

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT AND GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE

I. Verilog Code Screenshot

```
■ and2.v
1 module basic_and(a, b, y);
2 input a, b;
3 output y;
4 assign y = a & b;
5 endmodule
6
7
```

II. Verilog VVP Output Screen Shot

```
C:\iverilog\bin>iverilog -o test1 and2.v and_tb.v


C:\iverilog\bin>vvp test1

VCD info: dumpfile and2_test.vcd opened for output.

0a=0, b=0, y=0
5a=0, b=1, y=0
15a=1, b=0, y=0
30a=1, b=1, y=1

C:\iverilog\bin>gtkwave and2_test.vcd
```

III. GTKWAVE Screenshot



а	b	У
0	0	0
0	1	0
1	0	0
1	1	1


Name: K. Haripriya SRN: PES2UG22CS243 Section: D

Week#____1 Program Number: ____2__

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT OR GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE OR GATE TRUTH TABLE

I. Verilog Code Screenshot



а	b	У
0	0	0
0	1	1
1	0	1
1	1	1

Name: K. Haripriya	SRN: PES2UG22CS243	Section: D
Week#1	Program Number:	3


TITLE:

WRITE A VERILOG PROGRAM TO MODEL A NOT GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE NOT GATE TRUTH TABLE

I. Verilog Code Screenshot

```
1 module basic_not(a, y);
2 input a;
3 output y;
4 assign y = ! a;
5 endmodule
```

II.



а	У
0	1
1	0

Name: K. Haripriya SRN: PES2UG22CS243 Section: D

Week#___1_ Program Number: ____4___

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT NAND GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE NAND GATE TRUTH TABLE

I. Verilog Code Screenshot

```
module basic_nand(a, b, y);
input a, b;
output y;
assign y = !(a & b);
endmodule
```


```
C:\iverilog\bin>iverilog -o test4 4_nand.v 4_nand_tb.v

C:\iverilog\bin>vvp test4

VCD info: dumpfile nand_test.vcd opened for output.

0a=0, b=0, y=1
5a=0, b=1, y=1
15a=1, b=0, y=1
30a=1, b=1, y=0

C:\iverilog\bin>gtkwave nand_test.vcd
```



а	b	У
0	0	1
0	1	1
1	0	1
1	1	0

Name: K. Haripriya	SRN: PES2UG22CS243	Section: D
Week#1	Program Number:	5

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT NOR GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE NOR GATE TRUTH TABLE

I. Verilog Code Screenshot

```
module basic_nor(a, b, y);
input a, b;
output y;
assign y =! (a | b);
endmodule
```


```
C:\iverilog\bin>iverilog -o test5 5_nor.v 5_nor_tb.v

C:\iverilog\bin>vvp test5

VCD info: dumpfile nor_test.vcd opened for output.

0a=0, b=0, y=1
5a=0, b=1, y=0
15a=1, b=0, y=0
30a=1, b=1, y=0

C:\iverilog\bin>gtkwave nor_test.vcd
```



а	b	У
0	0	1
0	1	0
1	0	0
1	1	0

Name: K. Haripriya	SRN: PES2UG22CS243	Section: D

Week#____1 Program Number: ____6__

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT XOR GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE

I. Verilog Code Screenshot

```
module basic_xor(a, b, y);
input a, b;
output y;
assign y = a ^ b;
endmodule
```


```
C:\iverilog\bin>iverilog -o test6 6_xor.v 6_xor_tb.v

C:\iverilog\bin>vvp test6

VCD info: dumpfile xor_test.vcd opened for output.

0a=0, b=0, y=0
5a=0, b=1, y=1
15a=1, b=0, y=1
30a=1, b=1, y=0

C:\iverilog\bin>gtkwave xor_test.vcd
```



а	b	У
0	0	0
0	1	1
1	0	1
1	1	0

Name: K. Haripriya	SRN: PES2UG22CS243	Section: D
Week#1	Program Number:	7

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT XNOR GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE

I. Verilog Code Screenshot

```
module basic_xnor(a, b, y);
input a, b;
output y;
assign y = ! (a ^ b);
endmodule
```



IV. Output Table to be completed and included

а	b	У
0	0	1
0	1	0
1	0	0
1	1	1

Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature:

Name:

SRN:

Section: D

Date: 16-08-2023