

4-bit Counter

Truth Table

Res	clk	Up Counter (dir=0)	Down Counter (dir=1)
X	0	No change	No change
0	↑	0000	1111
0	↑	0001	1110
0	↑	0010	1101
0	↑	0011	1100
0	↑	0100	1011
0	↑	0101	1010
0	↑	---	---
0	↑	---	---
0	↑	1111	0000
1	X	0000	0000

Code :-

```
'timescale 1ns / 1ps
module cntx (cnt, rst, dir, clk);
input clk, rst, dir;
output [3:0] cnt;
reg [3:0] cnt;
always@ (rst)
cnt = 0;
```

Name of Experiment: 4-bit counter
Experiment No: 5

Date: 13/12/22
Experiment Result: Verified

Page No. 28


```
always @ (posedge clk)
begin
if (!rst)
begin
if (dir)
cnt = cnt + 1;
else
cnt = cnt - 1;
end
end
endmodule
```

Testbench


```
'timescale 1ns / 1ps
module cntr_tb;
reg clk, din, rst;
wire [3:0] cnt;
cntrut (cnt, rst, din, clk);
initial clk = 1'b0;
always
#5 clk = ~clk ;
initial
begin
rst = 1; #10;
rst = 0; din = 0; #205;
rst = 1; #10;
rst = 0; din = 1; #200;
```

Teacher's Signature: _____

Simulation diagram



Schematic



Name of Experiment : 4-bit counter
 Experiment No : 5

Date : 13/12/22
 Experiment Result : Verified

Page No. 29



```
$finish;
end
endmodule
```

Result :

Implementation of 4-bit Counter has been verified

Teacher's Signature : _____

Simulation waveform



Name of Experiment : 32-bit Counter
Experiment No : 5

Date : 13/12/23
Experiment Result : Verified

Page No. 30


32-bit Counter

Code :-

```
'timescale 1ns / 1ps
module cntr (cnt, rst, dir, clk);
input clk, rst, dir;
output [31:0] cnt;
reg [31:0] cnt;
always@ (rst)
cnt = 31'hFFFFFFFFFF;
always@ (posedge clk)
begin
if (!rst)
begin
if (dir)
begin
cnt = cnt + 1;
end
else
cnt = cnt - 1;
end
end
endmodule
```

Teacher's Signature :

Schematic



Testbench

```
'timescale 1ns / 1ps
module cntn_tb;
reg clk, din, rst;
wire [31:0] cnt;
cntnut (cnt, rst, din, clk);
initial clk = 1'b0;
always
#5 clk = ~clk;
initial
begin
rst = 1; #10
rst = 0; din = 0; #1000;
rst = 1; #10
rst = 0; din = 1; #1000;
$finish
end
endmodule
```


Result:

Implementation of 32-bit counter has been verified.

25/25

A 13/12/22

Block diagram



Working

$$\begin{array}{r}
 & & \text{cin} & & \text{In Hexa} \\
 \begin{array}{r} a = \\ b = \\ = \end{array} & \begin{array}{rrrr} 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 \\ 0 & 1 & 1 & 1 \end{array} & \begin{array}{r} 0 \\ 5 \\ A \\ F \end{array} \\
 \begin{array}{l} \text{cout} \\ \text{sum} \end{array} & & & &
 \end{array}$$

$$\begin{array}{r}
 & & \text{cin} & & \text{In Hexa} \\
 \begin{array}{r} a = \\ b = \\ s = \end{array} & \begin{array}{rrrr} 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 1 \\ 1 & 0 & 0 & 0 \end{array} & \begin{array}{r} 1 \\ 5 \\ A \\ 0 \end{array} \\
 \begin{array}{l} \text{cout} \\ \text{sum} \end{array} & & & &
 \end{array}$$

Name of Experiment : 4-bit adder

Date : 13/12/22

Experiment No. : 6

Experiment Result : Verified

Page No. 32



4-bit Parallel Adder

Code :-

```

'timescale 1ns / 1ps
module adder (s, cout, a, b, cin);
input [3:0] a, b;
input cin;
output [3:0] s;
output cout;
wire c1, c2, c3;
fa_L1 (s[0], c1, a[0], b[0], cin);
fa_L2 (s[1], c2, a[1], b[1], c1);
fa_L3 (s[2], c3, a[2], b[2], c2);
fa_L4 (s[3], cout, a[3], b[3], c3);
endmodule
module fa (s, co, a, b, ci);
input a, b, ci;
output s, co;
assign s = a ^ b ^ ci;
assign co = (a & b) | (a & ci) | (b & ci);
endmodule
  
```

Teacher's Signature :



Name of Experiment : 4-bit adder
 Experiment No : 6
 Date : 13/12/22
 Experiment Result : Verified
 Page No. 33

Test bench

```
'timescale 1ns / 1ps
module adder_tb;
reg [3:0] a,b;
reg cin;
wire cout;
wire [3:0] s;
adder unit (s, cout, a, b, cin);
initial
begin
  a = 4'b0101; b = 4'b1010; cin = 0; #100;
  a = 4'b0101; b = 4'b1010; cin = 1; #100;
  a = 4'b0111; b = 4'b1110; cin = 0; #100;
  a = 4'b0111; b = 4'b1110; cin = 1; #100;
end
endmodule
```

Result :-

/ Implementation of 4-bit parallel adder is verified

25/25 A 13/12/22

Teacher's Signature :

Name of Experiment : 32-bit ALU
Experiment No : 8

Date : 13 | 12 | 22
Experiment Result : Verified

Page No. 34

32-bit ALU

Truth Table


Opcode	Res
000	$a+b$
001	$a-b$
010	a/b
011	$a \times b$
100	a/b
101	$a \oplus b$
110	$\sim(a \oplus b)$
111	$\sim(a \oplus b)$

Teacher's Signature :

Code using CASE Statement

```
'timescale 1ns/1ps
module alu (res, a, b, opcode, clk);
    input [31:0] a, b;
    input [2:0] opcode;
    input clk;
    output reg [31:0] res;
    always@ (posedge clk)
        begin
            case (opcode)
                3'b000: res = a+b;
                3'b001: res = a-b;
                3'b010: res = a*b;
                3'b011: res = a/b;
                3'b100: res = a|b;
                3'b101: res = a&b;
                3'b110: res = ~(a&b);
                3'b111: res = ~(a|b);
            endcase
        end
endmodule
```

Name	Current	Condition = 0	100000ps	200000ps	300000ps
a[31:0]	hdeaddead				
b[31:0]	hbaobobob				
clk	1				
opcode [2:0]	'h7	0 1 2 3 4 X 5 X 6 X 7			
res[31:0]	'h35241302 CADBEFD0 B62504C9 F76A50 00000013 CADB2000 00000000 FFFFFF 53241302				



Test bench:

```

'timescale 1ns / 1ps
module alu_tb;
reg [31:0] a,b;
reg [2:0] opcode;
reg clk;
wire [31:0] res;
aluut (res, a, b, opcode, clk);
initial clk = 1'b0;
always
#5 clk = ~clk;
initial
begin
a = 32'h00000000;
b = 32'h00000000;
opcode = 3'b000; #40;
opcode = 3'b001; #40;
opcode = 3'b010; #40;
opcode = 3'b011; #40;
opcode = 3'b100; #40;
opcode = 3'b101; #40;
opcode = 3'b110; #40;
opcode = 3'b111; #40;
$finish
end
endmodule

```

Code using IF Statement

'timescale 1ns / 1ps

```
module alu (res, a, b, opcode, clk);
    input [31:0] a, b;
    input [2:0] opcode;
    input clk;
    output reg [31:0] res;
    always @ (posedge clk)
    begin
        if (opcode == 3'b000)
            res = a + b;
        else if (opcode == 3'b001)
            res = a - b;
        else if (opcode == 3'b010)
            res = a * b;
        else if (opcode == 3'b011)
            res = a / b;
        else if (opcode == 3'b100)
            res = a | b;
        else if (opcode == 3'b101)
            res = a & b;
        else if (opcode == 3'b110)
            res = ~ (a & b);
        else if (opcode == 3'b111)
            res = ~ (a | b);
    end
endmodule
```

Flip flops and Latches

D - flipflops

Truth Table :-


Inputs			Outputs	
clk	rst	D	q	qb
↑	0	0	0	1
↑	0	1	1	0
x	1	x	0	1

Code :


```
'timescale 1ns/1ps
module dff (q,qb,clk,d,rst);
output q, qb;
input clk, rst, d;
reg q;
always@ (rst)
q=0;
always@ (posedge clk)
begin
if (rst == 0)
q=d;
end
assign qb = ~q;
```

Teacher's Signature : _____

Simulation waveform



Architectural



Name of Experiment: D-flip-flop

Experiment No: 9

Date: 20/12/22

Experiment Result: Verified

Page No. 40

endmodule

Test bench

'timescale 1ns / 1ps

module dff_tb;

reg clk, rst, d;

wire q, qb;

dff n1 (q, qb, clk, d, rst);

initial

clk = 1'b1

always

#10 clk = ~clk;

initial

begin

rst = 1'b0;

d = 1'b0; #20;

d = 1'b1; #20;

rst = 1'b1;

d = 1'b0; #20;

d = 1'b1; #20;

\$finish;

end

endmodule

Result: Implementation of D-flip-flop is verified

SR - Flipflops


Truth Table

Inputs				Outputs	
clk	rst	S	R	q	qb
↑	0	0	0	0	No change
↑	0	0	1	0	1
↑	0	1	0	1	0
↑	0	1	1	X	X
X	1	X	X	0	1

Code

```
'timescale 1ns/1ps
module srff (q, qb, clk, s, r, rst);
output q, qb;
input clk, rst, s, r;
reg q;
always@ (rst)
q=0;
always@ (posedge clk)
begin
if (!rst)
begin
if (s==1'b0 & r==1'b0)
q=q;
else if (s==1'b0 & r==1'b1)
```

Simulation waveform



Name of Experiment : SR flip flop
 Experiment No : 9
 Date : 20/12/22
 Experiment Result : Verified
 Page No. 42

```


    q = 1'b0;
else if (s == 1'b1 & n == 1'b0)
    q = 1'b1;
else if (s == 1'b1 & n == 1'b1)
    q = 1'bX;
end
else q = 1'b0;
end
assign qb = ~q;
endmodule
    
```

Test bench

```

'timescale 1ns/1ps
module srff_tb;
reg clk, nst, S, n;
wire q, qb;
srff n1 (q, qb, clk, S, n, nst)
initial
    clk = 1'b1;
always
#10 clk = ~clk;
initial
begin
    nst = 1'b0;
    S = 1'b0; n = 1'b1; #20;
    S = 1'b1; n = 1'b0; #20;
    S = 1'b1; n = 1'b1; #40;
end
    
```

Schematic



Name of Experiment : SR - flip flop
Experiment No : 9

Date : 20 / 12 / ..

Experiment Result: Verified

Page No. 43

$s = 1'61$; $n = 1'60$; #23;
 $m_{st} = 1'61$;

$$gst = 1'b1 ;$$

$$s = 1'b0 ; \quad r1 = 1'b1 ; \quad \#20;$$

s = 1'b1 ; n = 1'b0 ; #20;

\$finish;

end
endmodule

Result:-

Implementation of SR- flip flop is verified

Teacher's Signature : _____

JK - Flipflops


Truth Table

Inputs			Outputs			
clk	rst	J	K	q	qb	
↑	0	0	0	0	No change	
↑	0	0	1	0	1	
↑	0	1	0	1	0	
↑	0	1	1	1	0	
x	1	x	x	0	1	

Code

```
'timescale 1ns / 1ps
module jkff ( q, qb, clk, j, k, rst );
output q, qb;
input clk, rst, j, k;
reg q;
always@ (rst)
q=0;
always@ (posedge clk)
begin
if (!rst)
begin
if (j==1'b0 & k==1'b0)
q=q;
else if (j==1'b0 & k==1'b1)
```

Simulation waveform



Name of Experiment : JK flip-flop
 Experiment No : 9
 Date : 20/10/22
 Experiment Result : Verified
 Page No. 45

```

q = 1'b0;
else if ( j == 1'b1 & k == 1'b0 )
q = 1'b1;
else if ( j == 1'b1 & k == 1'b1 )
q = ~q;
end
else q = 1'b0;
end
assign qb = ~q;
endmodule
  
```


Test bench

```

'timescale 1ns / 1ps
module jkff_tb;
reg clk, nst, j, k;
wire q, qb;
jkff n1 (q, qb, clk, j, k, nst);
initial
clk = 1'b1;
always
#20 clk = ~clk;
initial
begin
nst = 1'b0;
j = 1'b0 ; k = 1'b1 ; #20;
j = 1'b0 ; k = 1'b0 ; #20;
j = 1'b1 ; k = 1'b0 ; #20;
  
```

Teacher's Signature :

Schematic



Name of Experiment :	Jk flip flop.....
Date :	20/12/2020
Experiment No :	9
Experiment Result :	Verified
Page No.	46

$j = 1'b1 ; k = 1'b1 ; #80;$
 $j = 1'b1 ; k = 1'b0 ; #23;$
 $rst = 1'b1$
 $j = 1'b0 ; k = 1'b1 ; #20;$
 $j = 1'b1 ; k = 1'b0 ; #20;$
~~\$finish~~
~~end~~
~~endmodule~~

Result:-

Implementation of JK flip-flop is verified

Teacher's Signature : _____

D-latch


Truth Table

Inputs		Outputs	
en	D	q	qb
1	0	0	1
1	1	1	0
0	X	0	1


Code :

```
'timescale 1ns / 1ps
module dl (q,qb,d,en);
input en, d;
output q, qb;
reg q=0;
always@ (en or d)
begin
if (en)
q=d;
end
assign qb = ~q;
endmodule
```

Simulation waveform



Schematic



Name of Experiment : D-latch
 Date : 20/12/22
 Experiment No : 9
 Experiment Result : Verified
 Page No. 48

Test bench

'timescale 1ns / 1ps

module dl_tb;

reg en, d;

wire q;

dl uut (q, qb, d, en);

initial

begin

en = 1'b0;

d = 1'b0; #20; d = 1'b1; #20;

en = 1'b1;

d = 1'b0; #20; d = 1'b1; #20;

end

endmodule

Result:

Implementation of D-latch is verified

Name of Experiment : SR Latch
Experiment No : 9

Date : 20/12/23
Experiment Result : Verified

Page No. 49

SR - Latch

Truth Table


Inputs			Outputs	
en	S	R	q	qb
1	0	0	No change	
1	0	1	1	0
1	1	0	0	1
1	1	1	Undetermined	
0	X	X	0	1

Code :


```
'timescale 1ns / 1ps
module srl (q, qb, s, r, en);
input en, s, r;
output q, qb;
reg q=0;
always@ (en or s or r)
begin
if (en)
if (s==1'b0 & r==1'b0)
q=q;
else if (s==1'b0 & r==1'b1)
q=1'b0;
else if (s==1'b1 & r==1'b0)
q=1'b1;
```

Teacher's Signature : _____

Simulation waveform



Schematic



Name of Experiment : SR latch

Experiment No : 9

Date : 20/12/23

Experiment Result : Verified

Page No. 50

```
else if ( $s = 1'b1$  &  $r = 1'b1$ )
```

```
 $q = 1'bX$ ;
```

```
end
```

```
assign qb =  $\sim q$ ;
```

```
endmodule
```

Test bench

```
'timescale 1ns / 1ps
```

```
module srff_tb;
```

```
reg en, s, r;
```

```
wire q, qb;
```

```
srl n1 (q, qb, s, r, en);
```

```
initial
```

```
begin
```

```
en = 1'b1;
```

```
s = 1'b0 ; r = 1'b1 ; #20;
```

```
s = 1'b1 ; r = 1'b0 ; #20;
```

```
s = 1'b1 ; r = 1'b1 ; #40;
```

```
s = 1'b1 ; r = 1'b0 ; #23;
```

```
en = 1'b0 ;
```

```
s = 1'b0 ; r = 1'b1 ; #20;
```

```
s = 1'b1 ; r = 1'b0 ; #20;
```

```
end
```

```
endmodule
```

Result: Implementation of SR-latch is verified

Teacher's Signature :

JK-Latch


Truth Table

Inputs			Outputs	
en	J	K	q	qb
1	0	0	1	No change
1	0	1	1	0
1	1	0	0	1
1	1	1	Toggle	
0	x	x	0	1


Code:-

```
'timescale 1ns / 1ps
module jkl (q,qb,j,k,en);
input en,j,k;
output q,qb;
reg q=0;
always@ (en or j or k)
begin
if(en)
if(j==1'b0 & k==1'b0)
q=q;
else if (j==1'b0 & k==1'b1)
q=1'b0;
else if (j==1'b1 & k==1'b0)
q=1'b1;
```

Simulation waveform



Schematic



Name of Experiment : JK Latch

Date : 20/12/22
Experiment No : 9
Experiment Result : Verified

Page No. 52

else if ($j = 1'b1$ & $k = 1'b1$) $q = \sim q;$

end

assign $qb = \sim q;$

endmodule

Test bench

```
'timescale 1ns/1ps
module jkff_tb;
reg en,j,k;
wire q,qb;
jkl uut (q,qb,j,k,en);
initial
begin
en = 1'b1;
j = 1'b0 ; k = 1'b1 ; #20;
j = 1'b0 ; k = 1'b0 ; #20;
j = 1'b1 ; k = 1'b0 ; #20;
j = 1'b1 ; k = 1'b1 ; #80;
j = 1'b1 ; k = 1'b0 ; #23;
en = 0;
j = 1'b0 ; k = 1'b1 ; #20;
j = 1'b1 ; k = 1'b0 ; #20;
end
endmodule
```

Result: Implementation of JK latch is verified.

25/25 A

Teacher's Signature :