



Schematic diagram:



Symbol



Name of Experiment : CMOS Inverter
Experiment No : 01

Date : 18/10/2022

Experiment Result : Verified

Page No. 06

Experiment - 01 CMOS INVERTER

Aim: Capture the schematic of CMOS inverter with load capacitance of 0.1pF and set the width of the inverter with $W_n = W_p$.

Length and width of NMOS and PMOS Transistors for the condition $W_n = W_p$.



Library name	Cell name	Properties
gpdk 180	Nmos	width, $W_n = 850n$ length, $L = 180n$
gpdk 180	Pmos	width, $W_p = 850n$ length, $L = 180n$

Properties of Vdc, Vpulse, cap and gnd

Library name	Cell name	Properties
Analog Lib	Vdc	DC voltage = 1.8V
Analog Lib	Vpulse	Voltage 1 = 0V Voltage 2 = 1.8V period = 20ns Delay transitions, Rise time = 1ps Pulse = 10ns
Analog Lib	cap	Capacitance = 100PF
Analog Lib	gnd	

Teacher's Signature :

Test bench diagram



Name of Experiment : CMOS Inverter

Date : 18/10/2022

Page No. 07

Experiment No : 01

Experiment Result : Verified

CMOS Inverter :


A CMOS inverter is a field effect transistor that is composed of a metal gate that lies on top of an insulating layer of oxygen, which lies on top of semiconductor. CMOS inverters are found in most electronic devices and are responsible for producing data within small circuit.

Result :



$T_{PHL} \rightarrow 326.08 \text{ psec}$

$T_{PLH} \rightarrow 784.56 \text{ psec}$

$T_{pd} \rightarrow 555.32 \text{ psec}$



Teacher's Signature :



Name of Experiment : CMOS inverter Date : 16/10/2022
 Experiment No : 01 Experiment Result : Verified Page No : 08

CMOS Inverter [$W_n = 2W_p$]

Aim :- Capture the schematic of CMOS inverter with load capacitance of 0.1 pF and set the width of the inverter with $W_n = 2W_p$.


CMOS Inverter :-

A CMOS inverter is a field-effect transistor that is composed of a metal gate that lies on top of a semiconductor. CMOS inverters are found in most electronic devices and are responsible for producing data within small circuit.

Length and width of NMOS and PMOS transistor for the condition $W_n = 2W_p$

Library name	Cell name	Properties
gpd180	NMOS	width, $W_n = 850n$ length, $L = 180n$
gpd180	PMOS	width, $W_p = 850n$ length, $L = 180n$

Teacher's Signature : _____



CMOS Inverter [$W_n = 2W_p$]

Aim:- Capture the schematic of CMOS inverter with load capacitance of 0.1 pF and set the width of the inverter with $W_n = 2W_p$.


CMOS Inverter :-

A CMOS inverter is a field-effect transistor that is composed of a metal gate that lies on top of a semiconductor. CMOS inverters are found in most electronic devices and are responsible for producing data within small circuit.

Length and width of NMOS and PMOS transistor for the condition $W_n = 2W_p$


Library name	Cell name	Properties
gpd189	NMOS	width, $W_n = 850n$ length, $L = 180n$
gpd180	PMOS	width, $W_p = 850n$ length, $L = 180n$

Teacher's Signature : _____



Schematic diagram

Test bench schematic



Name of Experiment : CMOS Inverter

Date : 10/10/2022

Page No. 01

Experiment No : 01

Experiment Result : Verified

Properties of Vdc, Vpulse, cap and gnd



Library name	Cell name	Properties
Analog lib	Vdc	DC voltage = 1.8V
Analog lib	Vpulse	V1 = 0V, V2 = 1.8V period = 20ns Delay time = 10ns Rise time = 1ps fall time = 1ps pulse = 10ns
Analog lib	cap	Capacitance = 100fF
Analog lib	gnd	

Result :-

$T_{plh} \rightarrow 530.9 \text{ psec}$

$T_{phl} \rightarrow 430.0 \text{ psec}$

$T_{pd} \rightarrow 480.45 \text{ psec}$



Name of Experiment : CMOS Inverter Date : 18/10/2022
Experiment No : 01 Experiment Result : Verified Page No. : 10

CMOS Inverter [$W_n = W_p/2$]

Aim :- Capture the schematic of CMOS Inverter with load capacitor of 0.1pF and set the width of the inverter with $W_n = W_p/2$.

CMOS Inverter :-

A CMOS Inverter is a field-effect transistor that is composed of a metal gate that lies on top of an insulating layer of oxygen which lies on top of a semiconductor.

Length and width of NMOS and PMOS transistor for the conduction $W_n = W_p/2$

Library name	Cell name	Properties
gpd180	NMOS	width, $W_n = 850n$ length, $L = 180n$
gpd180	PMOS	width, $W_p = 850n$ length, $L = 180n$

Teacher's Signature : _____

Teacher's Signature : _____

Library name	Cell name	Properties
gpdk 180	PMOS	width, $w_p = 850n$ length, $L = 180n$
gpdk 180	NMOS	width, $w_n = 850n$ length, $L = 180n$

A CMOS Inverter is a field-effect transistor that is composed of a metal gate that lies on top of an insulating layer of oxygen which lies on top of a semiconductor.

length and width of NMOS and PMOS transistor for the conduction $w_n = w_p/2$


CMOS Inverter : _____

with $w_n = w_p/2$.

Aim :- capture the schematic of CMOS Inverter with load capacitor of 0.1pF and set the width of the inverter.

CMOS Inverter [$w_n = w_p/2$]

Name of Experiment: CMOS Inverter
Experiment No. 01
Date: 18/10/2022
Experiment Result: Verified
Page No. 10



From the design we can conclude that $w_h = 8\mu p$ is best design, because it has less delay.

$$T_{PLH} = 1.03E-09 \text{ sec}$$

$$T_{PHL} = 3.23E-10 \text{ sec}$$


$$T_{pd} = 7.18E-10 \text{ sec}$$

Result:-

Library name	cell name	Properties
Analog lib	Vdc	DC voltage = 1.8V
Analog lib	Vpuls	Voltage = 0V, $V_b = 1.8V$ Period = 2ns Rise = 1ps
Analog lib	cap	cap = 100fF
Analog lib	gnd	

Properties of Vdc, Vpuls, cap and gnd.

Experiment No. 01
Name of Experiment: CMOS Inverter
Date: 18/10/2022
Experiment Result: Verified
Page No. 11



From the design we can conclude that $w_1 = \text{swp}$ is best design, because it has less delay.


$$\begin{aligned} T_{PLH} &= 1.03\text{E}-09\text{ sec} \\ T_{PHL} &= 3.23\text{E}-10\text{ sec} \\ T_{pd} &= 7.183\text{E}-10\text{ sec} \end{aligned}$$

Result :-


Library name	cell name	Properties
Analog v.b	V _{dc}	DC voltage = 1.8V
Analog v.b	V _{pullu}	Voltage = 0V, V _s = 1.8V Period = 2ns Rise = 1ps
Analog v.b	cap	cap = 100fF
Analog v.b	gnd	

~~Properties of V_{dc} , V_{out} , cap and gnd.~~

Adhemar's diagram



Test bench algorithmic



Name of Experiment : CMOS Inverter
Experiment No : 01

Date : 18/10/2022
Experiment Result : Verified

Page No. 12


Table : Values of t_{pHL} , t_{pLH} and t_{pd} for different geometries

Width settings	MOSFET	Width	t_{pLH}	t_{pHL}	t_{pd}
$W_p = W_n$	PMOS NMOS	850n 850n	784.56p	326.08p	555.32p
$W_n = 2W_p$	PMOS NMOS	850n 1.7u	530.9p	430.0p	480.45p
$W_n = W_p/2$	PMOS NMOS	425n 850n	103E-09	3.23E-10	7.183E-10

25/25

A 8/11/22

Schematic Diagram:-



Name of Experiment : i/p CMOS NAND

Date : 8/11/2022

Experiment No : 02

Experiment Result : Verified

Page No. 13

Experiment-02 INPUT CMOS NAND

Aim:- Capture the schematic of a 2-input CMOS NAND gate, verify the functionality of the NAND gate.


NAND Gate:-

NAND gate is a logic gate which produces an output which is taken only if all inputs are true, thus its output is complement to that of an AND gate. A low output result only if all the inputs to gate is high, if any input is low, a high output result.

Width and length of NMOS and PMOS transistors for CMOS NAND gate


Library Name	Cell name	Properties
gpd180	NMOS	width $W_n = 1.7u$ length $L = 180n$
gpd180	PMOS	width $W_p = 1.275u$ length $L = 180n$

Symbol



Test Bench circuit

VDD



Name of Experiment 1/p CMOS NAND

Date 8/11/2022

Experiment No. 02

Experiment Result Verified

Page No. 14

Setup Analog stimuli

One value to zero

zero value to 0

Rise time and fall time to 1n period 10n

Bit pattern for A = 11001001

Bit pattern for B = 10100110

Properties of Vdc, Cap and gnd


Library name	Cell name	Properties
Analog lib	Vdc	DC voltage = 1.8V
Analog lib	Cap	Capacitance = 100fF
Analog lib	Gnd	

Result :- TPLH = 372.0psec


TPHL = 343.1psec

TPd = 357.55psec

Symbol



Test Bench circuit



Name of Experiment 1/p CMOS NAND

Date 8/11/2022

Experiment No. 02

Experiment Result Verified

Page No. 14

Setup Analog stimuli

One value to zero

Zero value to 0

Rise time and fall time to in period 10n

Bit pattern for A = 11001001

Bit pattern for B = 10100110

Properties of Vdc, Cap and gnd

Library name	Cell name	Properties
Analog lib	Vdc	DC voltage = 1.8V
Analog lib	Cap	Capacitance = 100fF
Analog lib	Gnd	

Result :- $T_{PLH} = 372.0psec$
 $T_{PHL} = 343.1psec$
 $T_{pd} = 357.55psec$

Name of Experiment : i/p CMOS NAND
Experiment No : 02

Date : 8/11/2022
Experiment Result : Verified

Page No. 15

Input CMOS NAND Gate (2x2)

Aim:- Capture the schematic of a 2-input CMOS NAND gate verify the functionality of NAND gate.

NAND Gate

NAND gate is a logic gate which produces an output which is false only if all inputs are true thus its output is complement to that of an AND gate.


Width and length of NMOS and PMOS Transistor for CMOS NAND gate

Library Name	Cell Name	properties
gpdk 180	NMOS	width $W_n =$ length $L = 180n$
gpdk 180	PMOS	width $W_p =$ length $L = 180n$

Properties of V_{dc} , Cap and gnd

Library Name	Cell Name	Properties
Analog lib	V_{dc}	DC voltage = 1.8V
Analog lib	V_{pulse}	Capacitance = 100fF
Analog lib	Gnd	

Teacher's Signature :



Name of Experiment : i/p CMOS NAND
 Experiment No : 02

Date : 4/11/2022
 Experiment Result : Verified

Page No. 16

Setup Analog Stimuli

One value to zero

Zero value to 0

Rise time and fall time to 1n period 10n

Bit pattern for A = 11001001

Bit pattern for B = 10000110

Result :-

$T_{PLH} = 224.3 \text{ psec}$


$T_{PHL} = 216.0 \text{ psec}$

$T_{pd} = 220.15 \text{ psec}$

From the design we can conclude that NAND 2x2 having less delay than 2x1 it is best suited for the design purpose.

25/25

A 06/12/22



Schematic of Common Source Amplifier with PMOS Current Mirror Load.

Name of Experiment: Common Source Amplifier Date: 6/12/2022
 Experiment No: 03 Experiment Result: Verified Page No: 17

Experiment - 03

Common Source Amplifier with PMOS Current mirror Load

Objective:

Capture the schematic of a common source amplifier with PMOS current mirror load and find its transient response and AC response. Measure the V_{GB} and amplification factor by varying transistor geometries, study the impact of variation in width to V_{GB} .

Solution:

Schematic capture:


Create a new library using the option File \rightarrow New \rightarrow library, create a new cell view upon selecting the newly created library using the option File \rightarrow new \rightarrow cell view created library using and instantiate the required devices using the option create \rightarrow Instance.

Width and length of NMOS and PMOS transistor


Library Name	Cell Name	Properties
gpd180	NMOS	width = $W_N = 6\mu$ length, $L = 180n$

Teacher's Signature: _____

Symbol



Test Schematic for 2-input CMOS NAND gate



Common Source amplifier

Date: 6/12/2022

Page No. 14

Experiment No. 03

Experiment Result: Verified

gndk 180

PMOS


width, $w_p = 8.85u$
length, $L = 180n$

Parameters for the devices used in test schematic

Library name	Cell name	Properties
Analog lib	Vdc	DC voltage = 3.3V (V_{DD})
Analog lib	Vdc	DC voltage = V_{BIAS_N} (V_{in})
Analog lib	isin	DC current = 100A (V_{BIAS_P})
Analog lib	vsin	AC magnitude = 1V, Amplitude = 10u V, frequency = 10KHz (v_{in})
Analog lib	cap	Capacitance = 500f F
Analog lib	res	Resistance = 10u ohms
Analog lib	gnd	

Launch, ADEL, import the design variables, mention the values and select the transient analysis 500 moderate DC analysis 0-10 linear step size start - step - 10mV,

Teacher's Signature: _____



Common source
Name of Experiment : amplifier

Experiment No : 03

Date : 6/12/2022

Experiment Result : Verified

Page No. 19

AC analysis 1-100 logarithmic points per decade start at top 10

To measure the gain and unity gain BW, go back to the ADE1 window select Results → Direct plot → AC magnitude and phase

Result :

gain, $A = 23.56 \text{ dB}$


Unity gain bandwidth, $U_{GB} = 869.4 \text{ MHz}$

Conclusion :-

Gain and USB for common source amplifier is verified.

25/25 A 10/12/22

Teacher's Signature : _____



Name of Experiment : 2-stage op-amp Date : 10/12/2022
 Experiment No : 04 Experiment Result : Verified Page No. 20

Experiment No: 04

2-Stage Operational Amplifier

Objective:-


Capture the schematic of a 2-stage operational amplifier and measure the following:

1. U_{GB}
2. dB Bandwidth
3. Gain margin and phase margin with and without coupling capacitance.
4. Use the op-amp in the inverting and non-inverting configuration and verify its functionality.
5. Study the U_{GB} , 3dB Bandwidth, gain and power requirement in op-amp by varying the stage wise transistor geometry and record the observations.


Solutions:-

- 1] Use gpdk045 for this experiment.
- 2] 'sideway' option to flip the figure i.e., nmos and pmos

Symbol



Test bench circuit



Name of Experiment : 2-stage op-amp
Experiment No : 04

Date : 10/12/2022
Experiment Result : Verified

Page No. 21



Device parameters for 2-stage operational amplifier

Library name	Transistor	Cell name	Comments / properties
gpdk 045	M0, M1	pmos 2V	Width, $W = 465n$ Length, $L = 150n$
gpdk 045	M3, M4	nmos 2V	Width, $W = 490n$ Length, $L = 150n$
gpdk 045	M5, M7	nmos 2V	Width, $W = 1.09u$ Length, $L = 150n$
gpdk 045	M2	pmos 2V	Width, $W = 10u$ Length, $L = 150n$
gpdk 045	M6	nmos 2V	Width, $W = 6.88u$ Length, $L = 150n$
gpdk 045	M8	pmoscap 2V	Calculated Parameter = Capacitance Capacitance = 250.043f

Device parameters for 2-stage operational amplifier test schematic

Library Name	Cell Name	Comments / Properties
analogLib	Vdc	DC voltage = vdd V
analogLib	vdc	DC voltage = vss V
analogLib	vpulse	Voltage 1 = vdc + 0.3V, Voltage 2 = vdc - 0.3V

Teacher's Signature : _____



Name of Experiment : 2-stage op-amp

Date : 10/12/2022

Experiment No : 04

Experiment Result : Verified

Page No. 22

		Period = 10us, Rise time = 10ps, Fall time = 10ps DC current = ibias A
analog Lib	ide	
analogLib	cap	Capacitance = CLF
analogLib	gnd	

The specification that has to be achieved on simulating the design.

- 1) slew rate $\geq 50 \text{ M V/s}$
- 2) DC open loop gain $\geq 60 \text{ dB}$ (1000 V/V)
- 3) Unity gain bandwidth $\geq 50 \text{ MHz}$
- 4) Output offset $\leq \pm 10 \text{ mV}$
- 5) Settling time $\leq 50 \text{ ns}$

Design variables and its values

Name of the variable	Value
CL	1p
ibias	10u
vdc	1
vss	0
vdd	2

Teacher's Signature :

Name of Experiment : 2-stage op amp
Experiment No : 04

Date : 10/12/2022
Experiment Result : Verified

Page No. 23

Result :- $V_{out-dc} = 1.298V$

$V_{in-dc} = 1.3V$

Conclusion :-

The schematic of a 2-stage operational amplifier is verified and measured the values.

25/25 A
10/12/22