





Name of Experiment : CMDS	Experiment F	Result : Verified Page No. 06
	Experiment -	01
	CMOS INVERT	TER
Him: Lapture capacitance of inverter with	the exchanatic ; 0.1pF and or WN = Wp.	of cMos invertor with load let the width of the
Length and w the condition	idth of NMOS ,	and PMOS Transistons for
Library name	Cell name	Properties
gpdk 180	Nmos	width, WN = 850n
01	Colum	Length, L=180n
gpdk 180	Pmos	width , Wp = 850n
0		length, L=180n
Propoilies of	Vdc , Vpulse , ca	p and gnd
Library name	Cell same	Properties
Library name Analog Lib	Vdc	Dc voltage = 1.8V
Analog lib	Vpulse	Voltage 1 = OV
		Voltage 2 = 1.8V
		period = 200S
		Delay time=10ns, Rise time=1
		Pulse = lons
1 1 11	gnd	Capacitance = 100PF
Analog lib		







	Experiment Result :	Verified Page No. 08
CI	Mos Inventer [	Wn=awp
Alm: lapture th	u dehematic of	CMOS inverter with load
capacitance of 0.1	of and old th	I width of the inventer
with Wn = & Np.	0.4.4 \$ 200.5 1 200.00	cmos inverter with load a width of the inverter
(17)		
CMOS Inverter :-		
A CMOS i	nventer is a fie	ld-effect transiston the
is composed of	a metal gate +	that lies on top of a vie found in most wible for producing dat
deniconductor 4	Mos inventor	ou found in most
electronic devices	and are respon	wible for maduing dat
		MER PROMINING ON
within small ei	naut.	and the postured as
within amall a	naur.	
within amall a	naur.	
within amall a	naur.	
Length and who the condition is	Ath of NMOS o	and PMOS transiston of
Length and who the condition is	Ath of NMOS o	and PMOS transiston
Length and who the condition h	naur.	and PMOS triansiston of
Length and who the condition h	Alth of NMOS of	properties  width, WN = 8500
Length and who the condition is	Ath of NMOS o	properties  width, WN = 8500
Library name	Alth of NMOS of	properties  width, WN = 8500  length, L = 1800
Library name	Alth of NMOS of	properties  properties  width, Wn = 850n  length, L = 180n  width, Wp = 850n
Length and who the condition h	Alth of NMOS of all name	properties  properties  width, Wn = 850n  length, L = 180n  width, Wp = 850n
Library name	Alth of NMOS of All name  NMOS  PMOS	properties  properties  width, WN = 850n  Jength, L = 180n  Jength, L = 180n
Library name	Alth of NMOS of all name	properties  properties  width, Wn = 850n  length, L = 180n  width, Wp = 850n











eriment No01	Date	
-	Colories of F	
	CMOS Inverter [1	Nn = Wp 2
Aim: Capture to capacitor of 0.17 with Wn= Wp/2.	ne achematic of and sof the	crups trivoiter with load width of the inventor
CMOS_Inventor:		
	h of NMOS and	d-effect transistor that I lies on top of an lies on top of a
hingth and width	h of NMOS and	l PMOS transistor for
hingth and width the conductor is Library name	h of NMOS and Nn= Wp/2	PMOS transistor for     PMOS
Library name	Lell name	properties  hidth, wh = 8500  length, L = 1800

















ame of Experiment : CMOS Inverter Date: 18 10 2022 Page No. 12 Experiment Result :..... Verified. TPHL tplu and tpo for different geometries tplu. MOSFET width Width settings 555,32p 326.08p Wp = Wn PMOS 850n 784.56p 850n NMOS Wn = 2Wp PMOS 480,45p 530.9p 430.0p 850n 1, Fu NMOS Wn=Wp/2 PMOS 425n 103E-09 3,23E-10 7,183E-10 NMOS 850n



ne of Experiment : TP CM05 N periment No :	Date manufacture profession	
	Experiment-02	A. S.
A MARIAN CONTRACTOR	INPUT CMOS NAN	10
	WOY!	
gate, verify the	dehematic of a functionality of the	2-input CMOS NAND NAND gate.
NAND Gate:-		
NAND gate is which is taken output is complered output or complered output or output o	a logic gote which only if all inputs an analy if all the input	poinduces an output it thus, thus its AND gate A low is to gate is high, if
any input is to	ow, a high output	swult.
		- 10
Width and ling	th of MMOS and Pr	Properties
NAND gate Library Name	th of MMOS and PI	Mas transistory for CMC
Width and ling	th of MMOS and Pr	urs transictory for CMC Properties





Setup Analog	Stímuli	
One value to zero value t	3000	
Zero Value I	0 0	
period 10n	rd fall time to 1	T.
Bit pattern to	n A = 11001001	
Bit pattern to	2 B = 10100110	
	de dest.	No. of the last
Properties of V	ic, cap and god	
Library name	Cell name	properties
Analog lib	Vde	DC voltage = 1.8V
Analog lib	Сар	Capacitance = 100ft
Analog lib	Gnd	
Result: TPLH	= 372.0psec	
TPHL		
TPd	= 357,55psec	
		S CONTRACTOR




Name of Experiment : 1/P CMOS NAND Experiment No :	Date :8   11   202	Faug No. 1
Inpu	t CMOS NAND GO	<u>ate (2x2)</u>
Aim: - Capture - the gate verify - the for	exchematic of a inchionality of NA	2-input cmos NAND No gate.
NAND gate		
NAND gate is which is Jake only output it complered	a logic gate what if all inputs as	nich produces an output re true thus its an AND gale
Width and length cmos NAND gate	of NMOS and PM	os Transistan for
Library Name	Cell Name	properties
gpdk 180	NMos	width Wn = length L = 180 n
gpdk 180	PMOS	width wp= length L=180n
Properties of Vac.	Cap and Ignal	
Library Name	Cell Name	Proporties
Analog lib	Vdc	DC voltage = 1.8V
Analog lib	Vpulse	Capacitance = Loof F
Analog lib	Gnd	


Teacher's Signature:







Name of Experiment : amplifier	Date: 6/12/202	9
Experiment No		Verified Page No. 17
	Experiment -03	Annie M.
		and the same of
Common Source A	implifier with PMC	as aurent mirror load
Objective:	unit the grant of	allement
	La Company	V
response and Ac cation factor by the impact of va	response. Measure	nmon down amplifier and find its transient the UGB and amplifi- geometries, saturdy
Solution:	KIRLARE	O' material Code ( No. 6)
Schematic capture		manual 12 Age
libranul . 180ale 6	nary using the very using and option reade ->	the option File > New upon selecting the option File > new cell instantiate the required Instantiate the required Instance.  PMOS transistor
0		NAME OF TAXABLE PARTY.
Library Name	all Name	No. of the last of
andk 180	NMOS	width = WN = Gu
gpdk 180	track at a bo	width=WN=6u length, 1=180n
E Manual Barrier		ocher's Signature :










f Experiment : 2-5 nent No :04	tage op-amp	Date :10	12 2022 Page No. 21
Device para	meters for	2 - stage	operational amplifier
Library name	Transistor	all name	Components / proporties
gpdk 045	MO, MI	Pmos av	Width, W= 465n Length, L= 150n
gpdk 045	мз, му	nmosav	Width W= 490n Length, L= 150n
gpdk 045	M5, M7	nmosav	Width, W= 1.09 u Lingth, L = 1500
gpdk 045	Ma	pmosav	Width, W= 10u Langth, L= 150n
gpdk 045	MG	nmosav	Width, W = 6.884 Hingth, L = 150n
gpdk 045	M8	pmoscapan	Calculated Parameter = Capacitar Capacitance = 250.043 f
			onal amplifier test exchematic
Name analog lib	Cell A		Comments / Properties
analog hib	Vdi		DC voltage = vdd V
analog Lib	vde		De voltage = vss V
analoglib	vpu	he	Voltage 1 = vdc +0.3V, Voltage 2 = vdc - 0.3V,



of Experiment 2 - stage opamp	Date: 10/12/2022 Experiment Result: Verified Page No. 22
Result :- Vout-d	lc = 1.298V
Vin-de	= 1.37
Conclusion :-	
The schematic	of a 2-stage operational amplificational the values.
7 4	neaswed the values.
9/10/12/22	