

Simulation

COMP32211
Implementing System on Chip

Simulation

Simulation is part of modelling; the accuracy of the model is refined as the design progresses.

- Assume that high-level modelling has been done
 - Already know the architecture and the algorithms: models exist
 - Know the block relationships but not exact (cycle accurate) implementation/timing
- In this module simulation is refined to verify:
 - The functionality of an RTL description
 - The correctness of a completed (manufactured) chip
 - The timing and electrical properties of the proposed product
 - Thermal, too?

Caveat: The intention of this material is to give enough information to facilitate design.
It is not intended to be a complete description of all the available facilities.

"A little inaccuracy sometimes saves tons of explanation."
Saki; *The Square Egg* (1924)

COMP32211

2

Simulation detail

To finalise an ASIC design a number of different 'levels' of simulation must be performed.

- Functional
- Timing
- Electrical
- Physical (maybe?)

Each looks at different aspects of the design

- Require increasingly detailed models to perform
 - Simulations take longer to run
 - Consequences of 'respin' increasingly expensive

This section concentrates on **functional verification**.


- Does the 'code' perform the desired **logical** operations?

Other aspects will be revisited later

COMP32211

3

Functional simulation flow



COMP32211

4

Functional simulation

Objective is to verify the **logic** behaviour of the design.

Try to exercise every function.

Can be assisted by **test-coverage tools**:

- Which HDL statements have (not) been executed
- Which 'branches' have (not) been taken
- Which nodes have (not) adopted both binary states at least once
- At behavioural HDL there are no 'nodes' (wires) so this is tricky!

Achieving complete coverage can be quite challenging (even *justifiably* impossible)

It is not possible to gain complete **timing** models ... yet

- **Cycle accuracy** is inherent – can count clock pulses
 - (may previously have been estimated)
- Some **annotation** is possible, with estimated delays


COMP32211

5

Functional simulation

Verilog is a Hardware Description (HDL)

- It can do things that are not (easily) made into actual hardware
- This is useful for test purposes
- The test environment can respond to state evolution of the Device Under Test (DUT)
 - ... without building an explicit RTL machine to do this
- Example: a handshake signal



- The `req` signal may be timed by reacting to the behaviour of `ack`.

(Note: the protocol shown here is not quite the same as in the lab.)

COMP32211

6

Handy constructs

```
if (Boolean_expression) statement_1 <else statement_2>
```

- Used for making decisions: multiplexers, enabling, simulation control
- 'if' is also used for compile-time control

```
while (Boolean_expression) statement
```

- Used for simulation control: e.g. handshaking

```
for (addr = 0; addr < 1024; addr = addr + 1) statement
```

- Iterate over a number of items: e.g. memory test

```
forever statement
```

- Loop indefinitely
 - Must include some **delay** ('@' or '#' in testbench)

COMP32211

7

Parallelism

Hardware – and therefore a HDL – is highly parallel.

- Each 'initial' and 'always' block is an independent, parallel 'thread' within which there can be a:

- Sequential block `begin ... end`
- Parallel block `fork ... join`

- In a parallel block all statements are executed 'simultaneously' as if they were in separate blocks. Sometimes this makes no difference. It is important when managing delays, however.

```
begin                                fork
#10 a = 1;                          #10 a = 1;
#20 b = 0;                          #20 b = 0;
end                                  join
Elapsed time 30 units               Elapsed time 20 units
```

These structures can (of course) be nested

- Non-blocking assignments scheduled at the same time are simultaneous.
- Coincident blocking assignments (in simulation) may be arbitrarily ordered.

COMP32211

8

Comparing results

Three options

- Stare at waveforms 'by hand'
 - Useful in initial debugging
 - Error prone and tedious for regression tests
- Use Verilog to compare results against an expected ('golden') set
 - Can be regenerated in test harness – provided code appropriately written (esp. timing)
 - Can import expected results from a preprepared file (e.g. from external modelling)
- Dump a trace from the simulator and compare off-line
 - Simple tests can alert a user to anomalous conditions
 - Data traces can be exported into files for comparison/analysis

COMP32211

13

Initialisation

When a state-holding element is switched on it will settle into a stable (binary) state. It is not predictable what state this will be (on an ASIC) so it is **unknown**.

Does this matter? In some cases it does, in others it doesn't.

Example: ARM registers

- R0-R14 are undefined
 - R15 (PC) is 00000000; CPSR holds supervisor mode & interrupts disabled
- i.e. only essential values are (guaranteed) cleared

Rule of thumb:

- Control registers should be initialised
- Data registers *probably* don't *need* initialisation.

Undefined (unknown) values tend to propagate and spread in logic-level simulations.

This is usually a Good Thing since it acts as a warning if something is wrong. Learn to exploit them!

COMP32211

14

iffy logic?

- In digital logic there are two possible logic states: {0, 1}


```
if (a == 1) <statement>    // Outcome - obvious
```
- In digital simulation there are (arguably) *three* possible logic states: {0, 1, x, z}


```
if (a == 1) <statement>    // Outcome - less obvious
```

An 'if' clause is taken if the predicate is 'true' (i.e. '1')

A (matching) 'else' clause is taken if the predicate is not 'true' (i.e. '0' or 'x' or 'z')

Verilog defines its operators as:

- "logical (in)equality"
 - '==' and '!=' may return {0, 1, x}
- "case (in)equality"
 - '===' and '!== only return {0, 1}, looking for an exact match
 - Useful for verification (e.g. detecting unknowns '=== `hx') – but not for synthesis!

COMP32211

15

Into the 'unknown' ...

```
case (abc)
  2'b00: result = 1;
  2'b01: result = 2;
  2'b10: result = 3;
  default: result = 0;
endcase
```

- Cases are compared top-to-bottom
- Only **exact** matches are considered
- What happens if the input variable (abc) is 2'b0x ?

'unknown' is not the same as 'don't care'

```
casex (xyz)
  2'b00: result = 1;
  2'b01: result = 2;
  2'bx:  result = 3;    // Taken for cases 2'b10 and 2'b11
  default: result = 0;
endcase
```

COMP32211

16