Skip to content
High Speed Analog Front End FPGA Firmware for Novena PVT1
Verilog
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
novena-afe-hs.data
novena-afe-hs.srcs
.gitignore
LICENSE
README.md
novena-afe-hs.ppr

README.md

Verilog source code for the Novena High Speed Analog Front End.

Capture data at 1GSPS from ADC and buffer in DDR3 memory.

Perform burst reads of the data via EIM to the host CPU.

You can’t perform that action at this time.