## EE5811: FPGA LAB

Himanshu Yadav February 10, 2022 IS21MTECH11003

## Problem

The AVR assembly code for the following expression. Also interface a seven segment display to show the inputs

$$(A + B) . (C + D)$$

## Solution

Figure 1 shows a seven segment display with pins a, b, c, d, e, f, g, dot. Each of these pins is connected to a LED. Table 1 shows how to generate the numbers on the display along with what need to be output on the PORTD of ATmega328P to display the same.




Figure 1: Seven Segment pinout

g	f	е	d	c	b	a	dot	hex	PORTD
0	0	0	0	0	0	1	0	0	0x02
1	0	0	1	1	1	1	0	1	0x9E
0	0	1	0	0	1	0	0	2	0x24
0	0	0	0	1	1	0	0	3	0x0C
1	0	0	1	1	0	0	0	4	0x98
0	1	0	0	1	0	0	0	5	0x48
0	1	0	0	0	0	0	0	6	0x40
0	0	0	1	1	1	1	0	7	0x1E
0	0	0	0	0	0	0	0	8	0x00
0	0	0	0	1	0	0	0	9	0x08
0	0	0	1	0	0	0	0	A	0x10
1	1	0	0	0	0	0	0	В	0xC0
0	1	1	0	0	0	1	0	$^{\rm C}$	0x62
1	0	0	0	0	1	0	0	D	0x84
0	1	1	0	0	0	0	0	Е	0x60
0	1	1	1	0	0	0	0	F	0x70

Table 1: Truth table for CA Seven Segment Display

```
.nolist
     .include "m328pdef.inc" ; Define device ATmega328P
2
    .list
3
    ldi r16,low(RAMEND) ; RAMEND address Ox08ff
5
    out SPL, r16
                              ; Stack Pointer Low SPL at i/o address 0x3d
    ldi r16,high(RAMEND)
    out SPH, r16
    ldi r16,0b111111110
10
    out DDRD,r16
                              ; pins D1 - D7 are set as output
11
    ldi r16,0b00110000
13
    out DDRB,r16
14
15
    ldi r16, 0b00000101
                            ; the last 3 bits define the prescaler, 101 => division by 1024
16
    out TCCROB, r16
17
18
    ldi r18,0b00000000
19
    out PortD, r18
20
    ldi r25,0x0f
21
    load_table:
22
    ldi r20, 0x10
                                ; lower byte of address of sev_seg in r30
    ldi ZL, low(sev_seg<<1)</pre>
24
                               ; higher byte of address of sev_seg in r31
    ldi ZH, high(sev_seg<<1)</pre>
25
26
    loop:
27
    dec r20
28
    rcall DISPNUM
29
    brmi load_table
30
    rcall BITSEP
31
32
                          ; (A+B).(C+D)
    or r21,r22
33
    or r23,r24
34
    and r21,r23
                          ; final result in r21
    lsl r21
36
    lsl r21
37
    lsl r21
    lsl r21
39
    lsl r21
40
41
    rcall NOR1
                          ; NOR Equivalent
42
    rcall NOR2
    rcall NOR3
                          ; final result in r11
44
    lsl r11
45
    1s1 r11
46
    lsl r11
47
    lsl r11
48
49
    or r21,r11
50
    out PortB,r21
                         ; output in Pins D12 and D13
51
52
    ldi r19, $32
                         ; 32 for 0.5 sec delay
53
    rcall DELAY
    rjmp loop
55
56
    DISPNUM:
                          ; Routine for displaying number on seven segment
57
                         ; loading hex number form memory into r17
        lpm r17, Z+
58
        out PortD,r17 ; pushing r17 to PORT D
59
        ret
60
```

```
DELAY:
                     ; this is delay (function)
1
                     ; times to run the loop = 64 for 1 second delay
2
        1p2:
3
             IN r16, TIFRO
                                    ; tifr is timer interupt flag (8 bit timer runs 256 times)
             ldi r17, 0b00000010
5
             AND r16, r17
                                    ;need second bit
6
             BREQ DELAY
             OUT TIFRO, r17
                                    ;set tifr flag high
9
             dec r19
             brne 1p2
10
        ret
11
12
    BITSEP:
                               ; bit seperation routine
13
        mov r21, r25
                              ; A LSB
14
        sub r21,r20
15
         andi r21,0x01
16
        mov r11,r21
17
18
19
        mov r22, r25
                              ;B
         sub r22,r20
20
         andi r22,0x02
21
        lsr r22
22
        mov r12,r22
23
24
                              ; C
        mov r23, r25
25
        sub r23,r20
26
        andi r23,0x04
27
        lsr r23
28
        1sr r23
29
        mov r13,r23
30
31
        mov r24, r25
                              ;D MSB
32
        sub r24,r20
33
        andi r24,0x08
34
35
        lsr r24
        lsr r24
36
        lsr r24
37
        mov r14,r24
39
        ret
40
41
    NOR1:
                              ; NOR gate logic
42
43
        or r11,r12
        com r11
44
        ret
45
46
    NOR2:
47
        or r13,r14
48
        com r13
49
50
        ret
51
    NOR3:
52
        or r11,r13
53
        com r11
54
        ret
55
56
57
    sev_seg:
     .DB 0x02, 0x9e, 0x24, 0x0c, 0x98, 0x48, 0x40, 0x1e, 0x00, 0x08, 0x10, 0xc0, 0x62, 0x84,
58
        0x60, 0x70
59
```