

# EE5811 : FPGA LAB

## ASSIGNMENT 3

Himanshu Yadav  
IS21MTECH11003

February 10, 2022

### Problem

The AVR assembly code for the following expression. Also interface a seven segment display to show the inputs

$$(A + B) \cdot (C + D)$$

### Solution

Figure 1 shows a seven segment display with pins  $a, b, c, d, e, f, g, \text{dot}$ . Each of these pins is connected to a LED. Table 1 shows how to generate the numbers on the display along with what need to be output on the PORTD of ATmega328P to display the same.




Figure 1: Seven Segment pinout

g	f	e	d	c	b	a	dot	hex	PORTD
0	0	0	0	0	0	1	0	0	0x02
1	0	0	1	1	1	1	0	1	0x9E
0	0	1	0	0	1	0	0	2	0x24
0	0	0	0	1	1	0	0	3	0x0C
1	0	0	1	1	0	0	0	4	0x98
0	1	0	0	1	0	0	0	5	0x48
0	1	0	0	0	0	0	0	6	0x40
0	0	0	1	1	1	1	0	7	0x1E
0	0	0	0	0	0	0	0	8	0x00
0	0	0	0	1	0	0	0	9	0x08
0	0	0	1	0	0	0	0	A	0x10
1	1	0	0	0	0	0	0	B	0xC0
0	1	1	0	0	0	1	0	C	0x62
1	0	0	0	0	1	0	0	D	0x84
0	1	1	0	0	0	0	0	E	0x60
0	1	1	1	0	0	0	0	F	0x70

Table 1: Truth table for CA Seven Segment Display

```

1 .nolist
2 .include "m328pdef.inc" ; Define device ATmega328P
3 .list
4
5 ldi r16,low(RAMEND) ; RAMEND address 0x08ff
6 out SPL,r16 ; Stack Pointer Low SPL at i/o address 0x3d
7 ldi r16,high(RAMEND)
8 out SPH,r16
9
10 ldi r16,0b11111110
11 out DDRD,r16 ; pins D1 - D7 are set as output
12
13 ldi r16,0b00110000
14 out DDRB,r16
15
16 ldi r16, 0b00000101 ; the last 3 bits define the prescaler, 101 => division by 1024
17 out TCCR0B, r16
18
19 ldi r18,0b00000000
20 out PortD,r18
21 ldi r25,0x0f
22 load_table:
23 ldi r20, 0x10
24 ldi ZL, low(sev_seg<<1) ; lower byte of address of sev_seg in r30
25 ldi ZH, high(sev_seg<<1) ; higher byte of address of sev_seg in r31
26
27 loop:
28 dec r20
29 rcall DISPNUM
30 brmi load_table
31 rcall BITSEP
32
33 or r21,r22 ; (A+B).(C+D)
34 or r23,r24
35 and r21,r23 ; final result in r21
36 lsl r21
37 lsl r21
38 lsl r21
39 lsl r21
40 lsl r21
41
42 rcall NOR1 ; NOR Equivalent
43 rcall NOR2
44 rcall NOR3 ; final result in r11
45 lsl r11
46 lsl r11
47 lsl r11
48 lsl r11
49
50 or r21,r11
51 out PortB,r21 ; output in Pins D12 and D13
52
53 ldi r19, $32 ; 32 for 0.5 sec delay
54 rcall DELAY
55 rjmp loop
56
57 DISPNUM: ; Routine for displaying number on seven segment
58 lpm r17, Z+ ; loading hex number form memory into r17
59 out PortD,r17 ; pushing r17 to PORT D
60 ret

```

```

1  DELAY:                ;this is delay (function)
2                        ;times to run the loop = 64 for 1 second delay
3
4      lp2:
5          IN r16, TIFR0      ;tifr is timer interrupt flag (8 bit timer runs 256 times)
6          ldi r17, 0b00000010
7          AND r16, r17      ;need second bit
8          BREQ DELAY
9          OUT TIFR0, r17    ;set tifr flag high
10         dec r19
11         brne lp2
12         ret
13
14  BITSEP:                ; bit seperation routine
15      mov r21, r25          ;A LSB
16      sub r21,r20
17      andi r21,0x01
18      mov r11,r21
19
20      mov r22, r25          ;B
21      sub r22,r20
22      andi r22,0x02
23      lsr r22
24      mov r12,r22
25
26      mov r23, r25          ;C
27      sub r23,r20
28      andi r23,0x04
29      lsr r23
30      lsr r23
31      mov r13,r23
32
33      mov r24, r25          ;D MSB
34      sub r24,r20
35      andi r24,0x08
36      lsr r24
37      lsr r24
38      lsr r24
39      mov r14,r24
40      ret
41
42  NOR1:                  ; NOR gate logic
43      or r11,r12
44      com r11
45      ret
46
47  NOR2:
48      or r13,r14
49      com r13
50      ret
51
52  NOR3:
53      or r11,r13
54      com r11
55      ret
56
57  sev_seg:
58      .DB 0x02, 0x9e, 0x24, 0x0c, 0x98, 0x48, 0x40, 0x1e, 0x00, 0x08, 0x10, 0xc0, 0x62, 0x84,
59      0x60, 0x70

```