Student Id: Name: Signature:

CSE 221 - Principles of Logic Design - 2021 Fall Homework3

You will use a "key" to solve the questions in this homework. The key is the number formed by the last two digits of your student id. If your key is less than 20, add 20 to it! (So for example, if your student id was 20100702047 your key would be "47"; if your student id was 20100702008 your key would be "28".) We will assume that the key is 47 while explaining the questions (you should replace it with your own key).

1) Some terms are listed in the table below.

Term #	Term	Term #	Term	Term #	Term	Term #	Term
0 (t ₀)	хуz	4	ху	8	x'+y'+z	12	x+y
1	x'yz	5	XZ	9	x+y+z'	13	x+z
2	xyz'	6	уz	10	x+y'+z'	14	y+z
3	x'yz'	7	х'у	11	x+y+z	15	x+y'

```
m = key mod 3 (m=47 \mod 3=2). Find your m. m = . . . . \mod 3 = . . . . n = key mod 5 (n=47 \mod 5=2). Find your n. n = . . . . \mod 5 = . . . . p = key mod 8 (p=47 \mod 8=7). Find your p. p = . . . . \mod 8 = . . . . .
```

 $F_1 = t_m + t_n + t_p (F_1 = t_2 + t_2 + t_7 = xyz' + x'y)$

Find your F_1 . $F_1 = t_{...} + t_{...} + t_{...} =$

Using algebraic methods, find the minterms of this function; then list the minterms in minterm shorthand form ($\Sigma(...)$) and using any method write the function in product of maxterms form ($F = (x+y'+z) \land (x+y'+z') \land ...$).


2) Use m, n and p from question 1. m = key mod 3 (m=2). Write down your m.	$m = \dots x = m+7 = \dots (x=9)$
n = key mod 5 (m-2). Write down your n.	
p = key mod 8 ($p=7$). Write down your p.	
$F_2(A, B, C, D) = \Sigma(m, n, p, x, y, z) (F = \Sigma(2, 2, 7, 9))$	$(6, 12) = \Sigma(2, 6, 7, 9, 12)$.
Write down your F. $F = \Sigma(, , , , , , , , , , , , , , , , , , $) = Σ()
Using the map method, simplify F to SOP form	Write F in NAND-NAND form
	Draw its circuit with NAND gates
Using the map method, simplify F to POS form	Write F in NOR-NOR form
Osing the map method, simptify 1 to 105 form	Write Fill Nok-Nok form
	Draw its circuit with NOR gates

3) Use m from question 1; m = key mod 3 (m=2). Write down your m. m = Select one of the three functions below (F _m is your function). (F ₂ is my function) F ₀ = AB'CD' + A'BCD' + AB'C'D + A'BC'D F ₁ = ABC'D + ABCD' F ₂ = A'D + B'C'D + BCD + AB'CD' + ABC'D' Implement F _m with XOR and AND gates.
4) Write down your function in question 1. $(F_1 = xyz'+x'y)$ $F_1 =$
Implement F ₁ using a high-active 3x8 Decoder.
Implement F ₁ using a low-active 3x8 Decoder.

Implement F ₁ using an 8x1 Multiplexer	•
Lucal and and E. Corina and A. A. Markinshaman	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	
Implement F ₁ using a 4x1 Multiplexer.	

 F_5 is implemented with a 4x1 MUX (with a low-active enable input) as seen on the right.


Find F₅.



```
6) r = 10 + \text{key mod } 20 \ (r = 10 + 47 \ \text{mod } 20 = 10 + 7 = 17).
Find your r. r = 10 + \dots \mod 20 = 10 + \dots = \dots
```

Design the circuit on the right. It has a 5-bit input A $(A_4A_3A_2A_1A_0)$ and two outputs x and y. If A is larger than your number r, x should ve equal to 1; if it is smaller, y should be 1 and otherwise both outputs should be 0.


Don't draw the circuit; writing the equations of x and y is enough.



```
7) s = 2 + key mod 4 (s=2+47 \mod 4=2+3=5).
Find your s. s = 2 + .... mod 4 = 2 + .... = ....
```

Design the circuit on the right. It has a 3-bit input A $(A_2A_1A_0)$ and four outputs. The circuit should add your number "s" to A.

Use minimum number of half-adders and full-adders (you should find the optimal design; so for example if a half-adder is enough for some part of the circuit you should not put a full-adder instead).



8)
$$t = 3 + 2 * (key mod 3) (t=3+2*(47 mod 3)=3+2*2=7).$$

Find your t. $t = 3 + 2 * (.... mod 3) = 3 + 2* =$

Design the circuit on the right. It has a 3-bit input A $(A_2A_1A_0)$ and n outputs $(b_0\ b_{1...}\ b_{n-1})$. The circuit should multiply A with your number "t".

Use <u>at most two</u> binary adders (of any size).

