

# Workshop on Programmable Logic Devices

Łukasz Sajewski

Tasks Part-3

Burak ELHAMAN

```

1 module verilog(input clk,reset,start,
2                 output reg [6:0] disp0,disp1,disp2,disp4,disp6,disp3,disp5,disp7);
3
4     reg [3:0] salise0,salise1,saniye0,dakika0,saat0;
5     reg [2:0] saniye1,dakika1;
6     reg [1:0] saat1;
7
8     always @(posedge clk or posedge reset)
9     begin
10         if(reset)
11         begin
12             salise0 <=0;
13             salise1 <=0;
14             saniye0 <=0;
15             saniye1 <=0;
16             dakika0 <=0;
17             dakika1 <=0;
18             saat0 <=0;
19             saat1 <=0;
20         end
21
22         else if(clk)
23         begin
24             if(salise0 == 9) //xx xx xxx9
25             begin
26                 salise0 <=0;
27                 if(salise1 == 9)//xx xx xx99
28                 begin
29                     salise1 <=0;
30                     if(saniye0 == 9)//xx xx x999
31                     begin
32                         saniye0 <=0;
33                         if(saniye1 == 5)//xx xx 5999
34                         begin
35                             saniye1 <=0;
36                             if(dakika0 == 9)//xx x9 5999
37                             begin
38                                 dakika0 <=0;
39                                 if(dakika1 == 5)//xx 59 5999
40                                 begin
41                                     dakika1 <=0;
42                                     if(saat0 == 9)//x9 59 5999
43                                     begin
44                                         saat0 <=0;
45                                         if(saat1 == 2 & saat0 == 3)//23 59 5999
46                                         begin
47                                             salise0 <=0;
48                                             salise1 <=0;
49                                             saniye0 <=0;
50                                             saniye1 <=0;
51                                             dakika0 <=0;
52                                             dakika1 <=0;
53                                             saat0 <=0;
54                                             saat1 <=0;
55                                         end
56                                         else
57                                             saat1 = saat1 + 1;
58                                     end
59                                     else
60                                         saat0 = saat0 + 1;
61                                 end
62                                 else
63                                     dakika1 = dakika1 + 1;
64                            end
65                            else
66                                dakika0 = dakika0 + 1;
67                        end
68                        else
69                            saniye1 = saniye1 + 1;
70                    end
71                    else
72                        saniye0 = saniye0 + 1;
73                end
74                else
75                    salise1 = salise1 + 1;
76            end
77            else
78                salise0 = salise0 + 1;
79        end
80    end

```

```

79     end
80 end
81
82
83 always @ (*) //send number
84 begin
85     case(salise0)
86         4'd0 : disp0 = 7'b1000000;
87         4'd1 : disp0 = 7'b1111001;
88         4'd2 : disp0 = 7'b0100100;
89         4'd3 : disp0 = 7'b0110000;
90         4'd4 : disp0 = 7'b0011001;
91         4'd5 : disp0 = 7'b0010010;
92         4'd6 : disp0 = 7'b0000010;
93         4'd7 : disp0 = 7'b1111000;
94         4'd8 : disp0 = 7'b0000000;
95         4'd9 : disp0 = 7'b0010000;
96         default : disp0 <= 7'b0111111; //dash
97     endcase
98
99     case(salise1)
100         4'd0 : disp1 = 7'b1000000;
101         4'd1 : disp1 = 7'b1111001;
102         4'd2 : disp1 = 7'b0100100;
103         4'd3 : disp1 = 7'b0110000;
104         4'd4 : disp1 = 7'b0011001;
105         4'd5 : disp1 = 7'b0010010;
106         4'd6 : disp1 = 7'b0000010;
107         4'd7 : disp1 = 7'b1111000;
108         4'd8 : disp1 = 7'b0000000;
109         4'd9 : disp1 = 7'b0010000;
110         default : disp1 = 7'b0111111; //dash
111     endcase
112
113     case(saniye0)
114         4'd0 : disp2 = 7'b1000000;
115         4'd1 : disp2 = 7'b1111001;
116         4'd2 : disp2 = 7'b0100100;
117         4'd3 : disp2 = 7'b0110000;
118         4'd4 : disp2 = 7'b0011001;
119         4'd5 : disp2 = 7'b0010010;
120         4'd6 : disp2 = 7'b0000010;
121         4'd7 : disp2 = 7'b1111000;
122         4'd8 : disp2 = 7'b0000000;
123         4'd9 : disp2 = 7'b0010000;
124         default : disp2 = 7'b0111111; //dash
125     endcase
126
127     case(saniye1)
128         3'd0 : disp3 = 7'b1000000;
129         3'd1 : disp3 = 7'b1111001;
130         3'd2 : disp3 = 7'b0100100;
131         3'd3 : disp3 = 7'b0110000;
132         3'd4 : disp3 = 7'b0011001;
133         3'd5 : disp3 = 7'b0010010;
134         default : disp3 = 7'b0111111; //dash
135     endcase
136
137     case(dakika0)
138         4'd0 : disp4 = 7'b1000000;
139         4'd1 : disp4 = 7'b1111001;
140         4'd2 : disp4 = 7'b0100100;
141         4'd3 : disp4 = 7'b0110000;
142         4'd4 : disp4 = 7'b0011001;
143         4'd5 : disp4 = 7'b0010010;
144         4'd6 : disp4 = 7'b0000010;
145         4'd7 : disp4 = 7'b1111000;
146         4'd8 : disp4 = 7'b0000000;
147         4'd9 : disp4 = 7'b0010000;
148         default : disp4 = 7'b0111111; //dash
149     endcase
150
151     case(dakika1)
152         3'd0 : disp5 = 7'b1000000;
153         3'd1 : disp5 = 7'b1111001;
154         3'd2 : disp5 = 7'b0100100;
155         3'd3 : disp5 = 7'b0110000;
156         3'd4 : disp5 = 7'b0011001;

```


```

157     3'd5 : disp5 = 7'b0010010;
158     default : disp5 = 7'b0111111; //dash
159 endcase
160
161 case(saat0)
162     4'd0 : disp6 = 7'b1000000;
163     4'd1 : disp6 = 7'b1111001;
164     4'd2 : disp6 = 7'b0100100;
165     4'd3 : disp6 = 7'b0110000;
166     4'd4 : disp6 = 7'b0011001;
167     4'd5 : disp6 = 7'b0010010;
168     4'd6 : disp6 = 7'b0000010;
169     4'd7 : disp6 = 7'b1111000;
170     4'd8 : disp6 = 7'b0000000;
171     4'd9 : disp6 = 7'b0010000;
172     default : disp6 = 7'b0111111; //dash
173 endcase
174
175 case(saat1)
176     2'd0 : disp7 = 7'b1000000;
177     2'd1 : disp7 = 7'b1111001;
178     2'd2 : disp7 = 7'b0100100;
179     default : disp7 = 7'b0111111; //dash
180 endcase
181 end
182 endmodule
183

```

## Waveform

We can see milisecond count in this picture.



## Introduction

In this project I did clock and this clock has hour, minute, second, millisecond. Clocks has a big importance in our life. I used two different methods for doing this project. I learned these methods in FPGA course. First method is frequency converting, second method is Code to Block diagram converting.


### 1. Frequency Converting

Our normal clock input is 50 MHz. With this method we can get the clock output we want. Block Diagram clock input is 100 Hz. This is equal millisecond count. We can see stages in Fig-1 and Fig-2 and make settings. If we want, we can add poly output of the converter.

### 2. Code To Block Diagram Converting

First we should write code after that we can convert. Our code is ready, we choose create symbol files for current file. Then we wait for creating after that its ready in symbol files. We can see stages in Fig-3 and Fig-4.

## Block Diagram



## Important Things about Verilog Language

We should add input and output in module brackets. Then we use reg for registration. We use always for main menu, if we put something in brackets it will depend on that or we put (\*) this symbol always running always. And every always running at the same time. If and case comments are similar with C language.

## Stages




Fig-1 Frequency converting 50 MHz to 100 Hz






Fig-2



**Fig-3** Converting Verilog Code to Block Diagram



**Fig-4** Find that Block Diagram in symbol tools