Workshop on Programmable Logic Devices

Łukasz Sajewski

Tasks Part-3

Burak ELHAMAN

Verilog Code

```
⊟module verilog(input clk,reset,start,
| output reg [6:0] disp0,disp1,disp2,disp4,disp6,disp3,disp5,disp7);
 2
 3
        reg [3:0] salise0,salise1,saniye0,dakika0,saat0;
reg [2:0] saniye1,dakika1;
reg [1:0] saat1;
 4
        always @(posedge clk or posedge reset)
      ⊟begin
             if(reset)
10
11
            begin
                salise0 <=0;
12
                salised <=0;
salise1 <=0;
saniye0 <=0;
saniye1 <=0;
dakika0 <=0;
dakika1 <=0;
saat0 <=0;
13
14
15
16
17
18
19
                            <=0;
                saat1
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
            else if(clk)
            begin
if(salise0 == 9) //xx xx xxx9
     salise0 <=0;
                     if(salise1 == 9)//xx xx xx99
      ≐
                     salise1 <=0;
                          if(saniye0 == \frac{9}{x})//xx xx x999
                         begin

saniye0 <=0;

if(saniye1 == 5)//xx xx 5999

begin
     \dot{\Box}
     \Box
                              saniye1 <=0;
if(dakika0 == 9)//xx x9 5999
     dakika0 <=0;
                                       if(dakika1 == 5)//xx 59 5999
40
     41
                                       dakika1 <=0;
                                           if(saat0' == 9)//x9 59 5999
42
43
44
                                           saat0 <=0;
45
46
47
                                                if(saat1 == 2 \& saat0 == 3)//23 59 5999
                                                begin
     salise0 <=<mark>0</mark>;
48
                                                    salise1 <=0;
saniye0 <=0;
49
                                                    saniye1 <=0;
dakika0 <=0;
dakika1 <=0;
50
51
52
53
54
55
56
57
58
59
                                                                <=<mark>0</mark>;
                                                    saat0
                                                    saat1
                                                                <=0;
                                                end
                                                else
                                                saat1 = saat1 + 1;
                                           end
                                           else
60
                                           saat0 = saat0 + 1;
                                       end
61
62
63
64
65
                                       dakika1 = dakika1 + 1;
                                  else
66
                                  dakika0 = dakika0 + 1;
67
68
                              else
69
70
                              saniye1 = saniye1 + 1;
71
72
73
74
75
76
77
                         saniye0 = saniye0 + 1;
                     end
                     else
                     salise1 = salise1 + 1;
                 end
                 else
78
                salise0 = salise0 + 1;
```

```
end
                       end
    83
                      always @ (*) //send number
    84
                  ⊟ begin
                              case(salise0)
    85
                  case(salise0)
4'd0 : disp0 = 7'b1000000;
4'd1 : disp0 = 7'b1111001;
4'd2 : disp0 = 7'b0110100;
4'd3 : disp0 = 7'b0110000;
4'd4 : disp0 = 7'b0011001;
4'd5 : disp0 = 7'b0010010;
4'd6 : disp0 = 7'b0010010;
4'd7 : disp0 = 7'b1111000;
4'd8 : disp0 = 7'b0000000;
4'd9 : disp0 = 7'b0010000;
4'd9 : disp0 = 7'b0011000;
efault : disp0 <= 7'b0111111; //dashendcase</pre>
    86
87
    88
    89
    90
    91
     92
    93
    94
    95
    96
    97
                               endcase
    98
                  99
                               case(salise1)
                                case(salise1)
4'd0 : disp1 = 7'b1000000;
4'd1 : disp1 = 7'b1111001;
4'd2 : disp1 = 7'b0100100;
4'd3 : disp1 = 7'b0110000;
4'd4 : disp1 = 7'b0011001;
4'd5 : disp1 = 7'b0010010;
4'd6 : disp1 = 7'b0010010;
4'd7 : disp1 = 7'b1111000;
4'd8 : disp1 = 7'b00100000;
4'd9 : disp1 = 7'b00100000;
4'd9 : disp1 = 7'b00100000;
100
101
102
103
104
105
106
107
108
109
                                  default : disp1 = 7'b0111111; //dash
110
111
                               endcase
112
                             case(saniye0)
4'd0 : disp2 = 7'b1000000;
4'd1 : disp2 = 7'b1111001;
4'd2 : disp2 = 7'b0100100;
4'd3 : disp2 = 7'b0110000;
4'd4 : disp2 = 7'b0011001;
4'd5 : disp2 = 7'b0010010;
4'd6 : disp2 = 7'b0010010;
4'd7 : disp2 = 7'b1111000;
4'd8 : disp2 = 7'b0000000;
4'd9 : disp2 = 7'b0010000;
default : disp2 = 7'b0111111; //dash endcase
113
                  114
115
116
117
118
119
120
121
122
123
124
125
                               endcase
126
                              case(saniye1)
3'd0 : disp3 = 7'b1000000;
3'd1 : disp3 = 7'b1111001;
3'd2 : disp3 = 7'b0100100;
3'd3 : disp3 = 7'b0110000;
3'd4 : disp3 = 7'b0011001;
3'd5 : disp3 = 7'b0010010;
default : disp3 = 7'b0111111; //dash
127
128
129
130
131
132
133
134
135
                               endcase
136
137
                  case(dakika0)
                                case(dakika0)
4'd0 : disp4 = 7'b1000000;
4'd1 : disp4 = 7'b1111001;
4'd2 : disp4 = 7'b0100100;
4'd3 : disp4 = 7'b0110000;
4'd4 : disp4 = 7'b0011001;
4'd5 : disp4 = 7'b0010010;
4'd6 : disp4 = 7'b0000010;
4'd7 : disp4 = 7'b1111000;
4'd8 : disp4 = 7'b0010000;
4'd9 : disp4 = 7'b0010000;
default : disp4 = 7'b0111111; //dash endcase
138
139
140
141
142
143
144
145
146
147
148
149
                               endcase
150
151
152
153
154
                               case(dakika1)
                  3'd0 : disp5 = 7'b1000000;

3'd1 : disp5 = 7'b1111001;

3'd2 : disp5 = 7'b0100100;

3'd3 : disp5 = 7'b0110000;

3'd4 : disp5 = 7'b0011001;
155
```

```
3'd5 : disp5 = 7'b0010010;
default : disp5 = 7'b0111111; //dash
158
159
                           endcase
160
161
162
163
164
165
166
167
                case(saat0)
                            case(saat0)
4'd0 : disp6 = 7'b1000000;
4'd1 : disp6 = 7'b1111001;
4'd2 : disp6 = 7'b0100100;
4'd3 : disp6 = 7'b0110000;
4'd4 : disp6 = 7'b0011001;
4'd5 : disp6 = 7'b0010010;
4'd6 : disp6 = 7'b0010010;
4'd7 : disp6 = 7'b1111000;
4'd8 : disp6 = 7'b0010000;
4'd9 : disp6 = 7'b0010000;
default : disp6 = 7'b011111
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
                              default : disp6 = 7'b0111111; //dash
                           endcase
                           case(saat1)
                             2'd0 : disp7 = 7'b1000000;


2'd1 : disp7 = 7'b1111001;

2'd2 : disp7 = 7'b0100100;

default : disp7 = 7'b0111111; //dash
                          endcase
                      end
                    endmodule
```

Waveform

We can see milisecond count in this picture.



Introduction

In this project I did clock and this clock has hour, minute, second, milisecond. Clocks has a big importance in our life. I used two different methods for doing this project. I learned these methods in FPGA course. First method is frequence converting, second method is Code to Block diagram converting.


1. Frequency Converting

Our normal clock input is 50 MHz. With this method we can get the clock output we want. Block Diagram clock input is 100 Hz. This is equal milisecond count. Ve can see stages in Fig-1 and Fig-2 and make settings. If we want, we can add poly output of the converter.

2. Code To Block Diagram Converting

First we should write code after that we can convert. Our code is ready, we choose create symbol files for current file. Then we wait for creating after that its ready in symbol files. We can see stages in Fig-3 and Fig-4.

Block Diagram



Important Things about Verilog Language

We should add input and output in module brackets. Then we use reg for registration. We use always for main menu, if we put something in brackets it will depend on that or we put (*) this symbol always running always. And every always running at the same time. If and case comments are similar with C language.

Stages




Fig-1 Frequance converting 50 MHz to 100 Hz




Fig-2




Fig-3 Converting Verilog Code to Block Diagram




Fig-4 Find that Block Diagram in symbol tools