CSE 331/503 Computer Organization Final Project – MiniMIPS Design REPORT

Burak Çiçek 1901042260

MAIN CONTROL TRUTH TABLE

	0000	0001	0010	0011	0100	0101	0110	1 2111
	R- Type	Add.	Andi	ari	Nori	Beg	Bne	SIti
Reg Dest	1	0	0	0.	0	×	X	0
ALUSIC .	0	1	1	1	1	0	0	1
Memts Reg	0	0	0	0	0	×	×	0
RegWrite	1	1	1	1	,	0	0	1
Mem Read	0	0	0	6	0	0	0	0
Mem Write	0	0	0	0	0	0	0	0
Brane h	0	0	0	0	0	1	0	2
Branch-not	0	0	0	0	0	0	1	2
ALVOP	Rtape	299	and	01	nor	Sup	ردارى	set on
ALVOP2	0	.0	,	1	1	0	-	loss then
ALVOP 1	1	0	1	1	0	101	0	1
PLUOPO	1	0	0	1	1	10	0	0
Fers Ext	0	0	1	1	1			
C ,,,	(5)				1-	0	10	0

ALU CONTROL TRUTH TABLE

ALV contr	0				
Instruction	Type	ALVOP	Fonc. Field	ALVact.	ALVCortes
AND	R	011	900	ADD +	900
ADD	R	011	001		
SUB	R	011	010	subs +	010
XOR	R	011	011	XOR +	201
NOR	R	011	100	NOTE	101
ADDI	I	000	×	Add +	000
ANDI	I	110	×	And -	110
ORI	I	111	\times	0 (+	Y 1 Y
NORI	1	101	×	NO1+	101
8EQ	I	010	×	5 ub s +	010
BNE	I	010	×	suls +	010
SLTI	I	100	\prec	sH	100
LW	1	000	\prec	2dd + (200
	I .	000	\prec	ordd = C	000
ok Cams	canner ile	e Tarandi	101	or. 1	1 1

- -My MINIMips design is support I and R Type Instructions which is 16 bit.
- -Also \$0 is always zero, it is not changable.
- -Registers are 32 Bit.
- -Instruction memory can support 41 instructions for this assignment but it can increment easily.
- -There is 8 Registers in this design.

Testbenches:

zero extend6to32:

```
# time= 20, imm6= 010101, result= 0000000000000000000000000010101
# time= 40, imm6= 101010, result= 0000000000000000000000000101010
xor32bit:
subt32bit:
slt32bit:
sign extend6to32:
# time= 0, imm16= 101010, result= 11111111111111111111111111111101010
# time= 20, imm16= 010101, result= 000000000000000000000000010101
# time= 40, imm16= 110010, result= 11111111111111111111111111111110010
shiftr 64bit:
shiftr 32bit:
# time = 20, a =100000000000000000000000001110, out=0100000000000000000000000111
shift left32bit 2:
      # time= 20,
      input= 111100001111111111111111100000001, output= 1100001111111111111111110000000100
# time= 40,
     input= 0000000000000000000000000001111, output= 0000000000000000000000111100
# time= 60.
     or 32bit:
not 32bit:
```

nor 32bit:

mux8 32bit:

```
# time = 0 , Out=1110000000000000000000000000110
# time = 20 , Out=111111111111111111100000000000110
```

mux4 32bit:

mux2to1_3bit:

```
time = 0, input0 = 001, input1 = 100, selectionBit = 0, result = 001
time = 20, input0 = 000, input1 = 111, selectionBit = 1, result = 111
```

mux2to1_gate_32:

mips_registers:

mips data memory:

main_control:

```
# time= 20,
# time= 0,
                                                                        # time= 40,
                                                                                                           # time= 60,
                                                                                                                                               # time= 80,
                                   # opcode= 0001,
# opcode= 0000,
                                                                        # opcode= 0010, # opcode= 0011, # opcode= 0100,
                                   # RegDst= 0,
                                                                                                              # RegDst= 0,
# RegDst= 1,
                                                                                                                                               # RegDst= 0,
                                                                        # RegDst= 0,
                                   # ALUsrc= 1,
                                                                                                           # ALUsrc= 1,
# ALUsrc= 0,
                                                                        # ALUsrc= 1,
                                                                                                                                               # ALUsrc= 1,
                                   # MemtoReg= 0,
                                                                                                           # MemtoReg= 0, # MemtoReg= 0,
# MemtoReg= 0,
                                                                        # MemtoReg= 0,
                                   # RegWrite= 1,
                                                                                                            # RegWrite= 1, # RegWrite= 1,
# RegWrite= 1,
                                                                        # RegWrite= 1,
                                   # MemRead= 0,
# MemRead= 0,
                                                                                                            # MemRead= 0,
                                                                                                                                                # MemRead= 0.
                                                                        # MemRead= 0,
                                   # MemWrite= 0,
                                                                                                             # MemWrite= 0, # MemWrite= 0,
# MemWrite= 0.
                                                                        # MemWrite= 0,
                                   # Branch= 0,
# Branch= 0.
                                                                                                             # Branch= 0,
                                                                        # Branch= 0,
                                                                                                                                                 # Branch= 0.
# Branch_not= 0, # Branch_not= 0,
                                                                       # Branch_not= 0, # Branch_not= 0, # Branch_not= 0,
                                   # ALUop= 000,
                                                                                                              # ALUop= 111, # ALUop= 101,
# ALUop= 011,
                                                                        # ALUop= 110,
                                   # zeroExt= 0
# zeroExt= 0
                                                                                                               # zeroExt= 1
                                                                        # zeroExt= 1
                                                                                                                                                # zeroExt= 1
# time= 100,
                                                                       # time= 140,
                                                                                                              # time= 160,
                                   # time= 120,
# opcode= 0101, # opcode= 0110,
                                                                       # opcode= 0111, # opcode= 1000, # time= 180,
                                                                                                                                                 # opcode= 1001,
# RegDst= 0,
                                                                       # RegDst= 0,
                                                                                                             # RegDst= 0,
                                  # RegDst= 0,
                                                                                                                                                 # RegDst= 0,
# ALUsrc= 0,
                                                                       # ALUsrc= 1,
                                                                                                             # ALUsrc= 1,
                                  # ALUsrc= 0,
                                                                                                                                                 # ALUsrc= 1,
# MemtoReg= 0,
                                                                       # MemtoReg= 0,
                                                                                                             # MemtoReg= 1,
                                 # MemtoReg= 0,
                                                                                                                                                 # MemtoReg= 0,
                                                                       # RegWrite= 1,
# RegWrite= 0,
                                                                                                            # RegWrite= 1,
                                 # RegWrite= 0,
                                                                                                                                                # RegWrite= 0,
# MemRead= 0,
                                                                       # MemRead= 0,
                                                                                                            # MemRead= 1,
                                  # MemRead= 0,
                                                                                                                                                 # MemRead= 0,
# MemWrite= 0,
                                                                       # MemWrite= 0,
                                                                                                             # MemWrite= 0,
                                  # MemWrite= 0,
                                                                                                                                                 # MemWrite= 1.
# Branch= 1,
                                                                       # Branch= 0,
                                                                                                             # Branch= 0,
                                  # Branch= 0,
                                                                                                                                                 # Branch= 0.
# Branch_not= 0, # Branch_not= 1, # Branch_not= 0, # Bran
                               # ALUop= 010,
                                                                                                                                                 # ALUop= 000.
# zeroExt= 0
                                                                        # zeroExt= 0
                                                                                                              # zeroExt= 0
                                    # zeroExt= 0
                                                                                                                                                  # zeroExt= 0
```

intruction_memory:

half_adder:

```
# time = 0, a =0, b=0, sum=0, carry_out=0
# time = 20, a =1, b=0, sum=1, carry_out=0
# time = 40, a =0, b=1, sum=1, carry_out=0
# time = 60, a =1, b=1, sum=0, carry_out=1
```

full adder:

```
# time = 0, a =0, b=0, carry_in=0, sum=0, carry_out=0
# time = 20, a =0, b=0, carry_in=1, sum=1, carry_out=0
# time = 40, a =0, b=1, carry_in=0, sum=1, carry_out=0
# time = 60, a =0, b=1, carry_in=1, sum=0, carry_out=1
# time = 80, a =1, b=0, carry_in=0, sum=1, carry_out=0
# time = 100, a =1, b=0, carry_in=1, sum=0, carry_out=1
# time = 120, a =1, b=1, carry_in=0, sum=0, carry_out=1
# time = 140, a =1, b=1, carry_in=1, sum=1, carry_out=1
```

full adder 32bit:

and 32bit:

alu control:

```
# time= 0, ALUop= 011, funct= 000, ALUControl= 110
# time= 20, ALUop= 011, funct= 001, ALUControl= 000
# time= 40, ALUop= 011, funct= 010, ALUControl= 010
# time= 60, ALUop= 011, funct= 011, ALUControl= 001
# time= 80, ALUop= 011, funct= 100, ALUControl= 101
# time= 100, ALUop= 000, funct= 100, ALUControl= 000
# time= 120, ALUop= 110, funct= 100, ALUControl= 110
# time= 140, ALUop= 111, funct= 000, ALUControl= 111
# time= 160, ALUop= 101, funct= 000, ALUControl= 101
# time= 180, ALUop= 010, funct= 000, ALUControl= 010
# time= 200, ALUop= 100, funct= 110, ALUControl= 100
# time= 220, ALUop= 000, funct= 000, ALUControl= 000
# time= 240, ALUop= 011, funct= 101, ALUControl= 111
```

alu 32:

MODELSIM I/Os

Data Memory

Register Input

INSTRUCTIONS

Register_out

```
0000001010011000 //and $3 = $2 and $1
0000000100101000 //and $5 = $4 and $0
0000001010100001 //add $4 = $2 + $1
0000001011000001 //add $0 = $3 + $1
0000100011101010 //sub $5 = $4 - $3
0000001000101010 //sub $5 = $1 - $0
0000101100110011 //xor $6 = $5 xor $4
0000000010001000 //xor $1 = $0 xor $2
0000000110111100 // $7 = $0 nor $6
0000001111010000 // $2 = $1 nor $7
0000111110001101 // $1 = $7 or $6
0000001000010000 // $2 = $1 or $0
0001001010000101 // addi $2 = $1 + 5
0001000011001101 // addi $3 = $0 + 13
0010010011000110 // andi $3 = $2 && 6
0010000011000000 // andi $3 = $0 && 0
0011000111000001 // ori $7 = $0 || 1
0011111100111111 // ori $4 = $7 || 63
0100000111000001 // nori $7 = $0 ~|| 1
0100111100111111 // nori $4 = $7 | 63
0101100101000010 // beq $4 $5 2
0101011100000011 // beq $3 $4 3
XXXXXXXXXXXXXXX
XXXXXXXXXXXXXXX
0111111001000000 // slti $7 = $1 < 0
0111111000000001 // slti $7 = $0 < 1
0110100011000010 // bne $3 $4 2
0110110101000100 // bne $6 $5 4
XXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXX
1000000001000001 // lw $1 = M[$0 + 1]
1000111010000001 // lw $2 = M[$7 + 1]
10010000100000000 // sw Mem[$0+0] = $2
1001010101000111 // sw Mem[$2+7] = $5
```

AND Test 1: PASS

AND Test 2: PASS

ADD Test 1: PASS

ADD Test 2 + \$0 Protection Test: PASS

SUB Test 1: PASS

SUB Test 2: PASS

XOR Test 1: PASS

XOR Test 2: PASS

NOR Test 1: PASS

NOR Test 2: PASS

OR Test 1: PASS

OR Test 2: PASS

ADDI Test 1: PASS

ADDI Test 2: PASS

ANDI Test 1: PASS

ANDI Test 2: PASS

ORI Test 1: PASS

ORI Test 2: PASS

NORI Test 1: PASS

NORI Test 2: PASS

BEQ Test 1: PASS

BEQ Test 2: PASS

(You can see the PC changes other Instruction)

SLTI Test 1: PASS

SLTI Test 2: PASS

BNE Test 1: PASS

BNE Test 2: PASS

(You can see the PC changes other Instruction)

LW Test 1: PASS

LW Test 2: PASS

SW Test 1: PASS

SW Test 2: PASS

Data Memory OUTPUT