CSE 331/503 Computer Organization Homework 3 – ALU with Multiplication Design REPORT

Burak Çiçek 1901042260

Testbenches:

AND₃₂

Just combined of the 1 bit AND implementations, nothing complicated.

OR32

Just combined of the 1 bit OR implementations, nothing complicated.

NOR₃₂

Opposite implementation of OR32.

FULL ADDER32

Just combined of the 1 bit Full Adder implementations, nothing complicated.

NOT₃₂

Just NOT32 implementation, not big deal.

2x1MUX32

4x1MUX32

```
mux4 32 m0(a,b,c,d,Sel,Out);
]initial begin
Sel=2'b00;
a = 32'b0000000000000000000000000000111;
c = 32'b00000001110000000000000000000110;
d = 32'b11100000000000000000000000000110;
# `DELAY;
Sel=2'b01:
c = 32'b00000001110000000000000000000110;
d = 32'b11100000000000000000000000000110;
# `DELAY;
Sel=2'b10:
c = 32'b00000001110000000000000000000110;
d = 32'b11100000000000000000000000000110;
# `DELAY;
Sel=2'bl1:
a = 32'b00000000000000000000000000000000111;
c = 32'b0000000111000000000000000000110;
d = 32'b111000000000000000000000000000110;
# `DELAY;
end
# time = 40 , Out=0000000111000000000000000000110
# time = 60 , Out=1110000000000000000000000000110
```

8x1MUX32

```
mux8_32 m8tb32(a,b,c,d,e,f,g,h,Sel,Out);
initial begin
Sel=3'b100;
a = 32'b00000000000000000000000000000111;
c = 32'b00000001110000000000000000000110;
d = 32'b111000000000000000000000000000110;
e = 32'b11100000000000000000000000000000110;
# `DELAY;
Sel=3'bll1;
a = 32'b000000000000000000000000000000111;
c = 32'b0000000111000000000000000000110;
d = 32'b11100000000000000000000000000110;
e = 32'b111000000000111111100000000000110;
f = 32'b11100011100000000000000000000110;
q = 32'b1110000000000000000111000000110;
h = 32'b1111111111111111000000000000110;
# `DELAY;
end
# time = 0 , Out=1110000000000000000000000000110
# time = 20 , Out=1111111111111111110000000000000110
2x1MUX64
mux2_gate_64 muxx(a,b,Sel,Out) ;
```

SHIFTR32

```
shiftr 32bit sr32b (out, a);
initial begin
# `DELAY;
a = 32'b100000000000000000000000000010110;
end
SHIFTR64
shiftr 64bit sr64b (out, a);
initial begin
# `DELAY;
# `DELAY;
end
SLT<sub>32</sub>
slt 32b slt32btb (a, b,out);
initial begin
b = 32'b011111111111111111000011111111111;
# `DELAY:
b = 32'b000000000000000000000000000000111;
# `DELAY;
end
```

MULT32

SUBT₃₂

ALU32

```
alu_32bit alu(R, A, B, S);
initial begin
// ADD
S = 3'b0000;
#`DELAY;
A = 32'b00000000000000000000000000110001;
B = 32'b000000000000000000000000000110010;
# `DELAY;
// XOR
S = 3'b001;
A = 32'b1111111111111111111111111111111;
# `DELAY;
B = 32'b011100011111000000000000000000000;
# `DELAY;
// SUB
S = 3'b010;
# `DELAY;
```

```
B = 32'b000000000000000000000001000000100;
# `DELAY;
//MULT
S = 3'b011;
A = 32'b010101010101010101010101010101;
B = 32'b10101010101010101010101010101010;
# `DELAY;
A = 32'b000110111001111111110000111001010;
B = 32'b110011011000000011111110000000111;
// SLT
S = 3'b100;
# `DELAY;
# `DELAY;
// NOR
S = 3'b101;
# `DELAY;
// AND
S = 3'b110;
# `DELAY;
# `DELAY;
// OR
S = 3'b111;
# `DELAY;
# `DELAY;
```

MULT32.v

```
module mult32(finalProduct, mainProduct, a,b);
input [31:0] a; // multiplicant
input [31:0] b; // multiplier
input [63:0] mainProduct; // product
wire [63:0] result; // product
wire [63:0] result2; // product
wire [63:0] result3; // product
wire [63:0] result4; // product
output [63:0]finalProduct;
wire carry_out;
wire [31:0]templ;
shiftr 64bit sr64b (result2[63:0], mainProduct[63:0]); // right decision
full_adder_32bit al(result3[63:32], carry_out, mainProduct[63:32], a, 1'b0);
full adder 32bit a2(result3[31:0], carry out, mainProduct[31:0], zero, 1'b0);
shiftr_64bit sr64bl (result4[63:0], result3[63:0]); // left decision
mux2 gate 64 mymux(result2, result4, mainProduct[0],finalProduct);
endmodule
```


I calculate the both result for p0=0 and p0=1 and decide to which will be correct output for the situation. If p[0] = 0 than, I use result2 which is just right shift, that's it.If p[0]=1 than, I add multiplicant to left side and shift right only.

PS:I dont know why but my multiplier component works slow in my machine but in some of my friends machine works well, this condition effects me a little bit. So I made it Comment line part1 related codes If you want to try, you can run Mult32_test_bench or uncomment all related parts in ALU.(In ALU.v and test_bench)

Control.v

```
full adder_32bit multtest(mainProduct[31:0] , carry_out, product[31:0], b, 1'b0);
full adder_32bit a2(mainProduct[63:32], carry_out, product[63:32],zero,1'b0); // First step for add multiplier to right side.
 mult32 ml(templ,mainProduct,a,b);
 mult32 m2(temp2,temp1,a,b);
 mult32 m3(temp3,temp2,a,b);
 mult32 m4(temp4,temp3,a,b);
 mult32 m5(temp5,temp4,a,b);
 mult32 m6(temp6,temp5,a,b);
 mult32 m7(temp7,temp6,a,b);
 mult32 m8(temp8,temp7,a,b);
 mult32 m9(temp9,temp8,a,b);
 mult32 ml0(templ0,temp9,a,b);
 mult32 mll(templ1, temp10, a, b);
 mult32 ml2(templ2,templ1,a,b);
 mult32 ml3(templ3,templ2,a,b);
 mult32 ml4(temp14,temp13,a,b);
 mult32 ml5(temp15,temp14,a,b);
 mult32 ml6(templ6,templ5,a,b);
 mult32 ml7(templ7,templ6,a,b);
 mult32 ml8(temp18,temp17,a,b);
 mult32 m19(temp19, temp18, a, b);
 mult32 m20(temp20, temp19, a, b);
 mult32 m21(temp21,temp20,a,b);
 mult32 m22(temp22,temp21,a,b);
 mult32 m23(temp23,temp22,a,b);
 mult32 m24(temp24,temp23,a,b);
 mult32 m25(temp25,temp24,a,b);
 mult32 m26(temp26,temp25,a,b);
 mult32 m27(temp27,temp26,a,b);
 mult32 m28(temp28, temp27, a, b);
 mult32 m29(temp29,temp28,a,b);
 mult32 m30(temp30,temp29,a,b);
 mult32 m31(temp31,temp30,a,b);
 mult32 m32(result, temp30, a, b);
 endmodule
```

In my Control.v Verilog code, I started with add multiplier to right side of product, I did it once in Control.v and never do that again. Actually, I didn't find a way to reusability for my outputs more than one so unfortunately, I created 31 temp variable for the calculate 32 repetition. That's the way that I thought maybe -most probably-there was a more efficient way to do this but that's my solution.



0	50	5,	50+	5,+
1	0	0	0	1
0	0	1	X	×
1	0	1	(1)	0
0	1	0) i	1
1	1	0.	1	1
0	1	1	0	0
1	1	1	0	0
				4100

$$\frac{S_0 + \frac{1}{100}}{P_0 \cdot S_0 \cdot S_0$$