


DC/DC Voltage Regulator

Complete Design Report

Cemil Ürgüp
Burak Kemal Kara

A report presented for the sake of
Humanity and Science



Electrical & Electronics Engineering
MIDDLE EAST TECHNICAL UNIVERSITY
TURKEY
24.05.2020

Contents

1	Introduction	2
2	Forward Converter topology	2
3	Design Equations	3
3.1	Transformer Considerations	3
3.2	MOSFET Considerations	5
3.3	Output Inductor Considerations	6
3.4	Capacitor Considerations	6
3.5	Diode Considerations	6
4	Input to Output TF	8
5	Compensator Parameters	11
6	Current Mode Controller	13
7	Efficiency and Thermal Analysis	14
7.1	Thermal Circuit Simulation	14
7.2	Efficiency Simulation	14
8	Complete simulation in Simulink	15
9	PCB Design	15
10	Conclusion	18

1 Introduction

Switch mode power supplies are commonly used to DC/DC converter applications. Beside of voltage control, it provides galvanic isolations. In this project we used Forward Converter topology which is good choice when output need high current and power range is below 200W. In addition, UC3844 IC is examined and simulated in order to obtain constant output voltage with current control. This document aims to discuss component selections, cost and power estimation according to teoric and computational simulation results.

2 Forward Converter topology

Forward converter topology is derived from buck converter, at each cycle input transfer power to load side. To avoid saturation at core we choose to use reset windigs. Details are shown Figure 1.




Figure 1: Diagram, schematic and basic waveforms for Forward converter with reset winding cited [5]

In this project, we had different design options as can be seen from Figure 2.

	Project No	FLY #1	FLY #2	FLY #3		Minimum Input Voltage (V)	24	24	200 Vac
FLYBACK	Minimum Input Voltage (V)	24	24	200 Vac	FORWARD	Maximum Input Voltage (V)	48	48	240 Vac
	Maximum Input Voltage (V)	48	48	240 Vac		Output Voltage (V)	15	10	5
	Output Voltage (V)	15	10	5		Output Power (W)	48	48	48
	Output Power (W)	60	60	60		Output Volt. Peak-to-Peak Ripple (%)	2	2	3
	Output Volt. Peak-to-Peak Ripple (%)	4	4	5		Line Regulation (%)	2	2	3
	Line Regulation (%)	2	2	3		Load Regulation (%)	2	2	3
	Load Regulation (%)	2	2	3					

Figure 2: Different Design alternatives of the project

From these alternatives, Forward #1 option is selected. Although, Forward Converter has more components and it is more complex than Flyback Converter, it has some important advantages over Flyback converter such as:

- It has better transformer utilization. It transfers its energy instantly across the transformer and it does not need energy storage element in transformer. For that reason, transformer can be more ideal with higher magnetizing inductance and no air gap

- Output inductor and freewheeling diode ensure continuous output current and it causes less ripple at the output. Furthermore, since main energy storage element is inductor, output capacitor can be smaller than flyback.
- It has less voltage and current stresses on switching components because of larger magnetizing inductance.

Disadvantages of Forward Converter compared to Flyback:

- It is more expensive than flyback because of extra freewheeling diode and output inductor.
- It has minimum load requirements because gain changes a lot in DCM operations

3 Design Equations

The following specifications are design equations for Forward Converter Design.

Minimum Input Voltage (V)	24
Maximum Input Voltage (V)	48
Output Voltage (V)	15
Output Power (W)	48
Output Volt. Peak-to-Peak Ripple (%)	2
Switching Frequency (fs)	100 kHz

Table 1: Design specifications

3.1 Transformer Considerations

First of all we should calculate turn ratio of transformer. For the sake of simplicity reset winding and primary winding ratio is same.

$$n_1 = n_3 \quad (1)$$

This equation limit max duty ratio to 50%, since core cant demagnetize faster than magnetizing time. Primary and secondary winding ratio can found when critical points are considered. When Input decreased minimum, Duty cycle reached max. ratio. At this point this converter should supply desired V_o .

$$V_o < v_i \frac{n_3}{n_1} D \implies \frac{n_3}{n_1} > \frac{V_o}{V_i \cdot D} = 1.33 \implies 2 \quad (2)$$

When $V_o = 15V$ as specifications, extra voltage drop on D_2 around 1V.

$V_{o,max} = 16V$.

Minimum voltage is 24 V.

Maximum D is 50%.

At this point we choose R type material ferrite core (Code:0R45959EC). We selected since, R type core loss is less than P type core. According to this core turning factor can found from Lenz Rule,

$$V = n_1 \frac{d\phi}{dt} \implies V_{i,max} = \frac{n_1 \cdot B_{sat} \cdot A_e}{D_{max} \cdot T_s} \quad (3)$$

$$\therefore n_1 > 2.18$$

$V_{i,max} = 48V$

$D_{max} = 0.5$

$B_{sat} = 0.3$

$A_e = 368mm^2$ taken from datasheet [3].

This is minimum turning ratio to avoid core saturation. To calculate max turn number we should calculate wire type to know wire size. At the worst scenario we have $V_{in,min} = 24V$. For primary winding,

$$I_{primary} = \frac{P_o}{V_{in,min}} = 2A \quad (4)$$

For secondary winding,

$$I_{secondary} = \frac{I_{primary}}{n} = 1A \quad (5)$$

Since this currents ratings are for ideal case, it is safer to choose higher rating wires. From AWG chart, for primary and reset windings can use AWG #16, Secondary AWG #18. Selection criteria is max current. Their properties are shown at table 2.

AWG	Area mm ²	Max. Current Amperes
AWG#16	1.31	3.7
AWG#18	0.823	2.3

Table 2: Wire properties

Core window area is calculated from datasheet. Also geometry parameters are taken from datasheet [3].

$$A_w = (E - F) \cdot D = 510mm^2 \quad (6)$$

Since area of wires are known max turn can be calculate by,

$$N_{max} = \frac{k_{fill} \cdot A_w}{A_{pri} + n \cdot A_{sec} + A_{reset}} = 71.73 \quad (7)$$

Note that fill factor is 0.3 for litz wire. Increasing turn is good because flux density decreasing and core loss decreasing according to Steinmetz equation, but increased turn also increase resistance of wire and copper loss increased. Core loss equation,

$$P_{fe} = K_{fe}(B_{peak})^\beta A_c l_m \quad (8)$$

P_{fe} at 100kHz, 100mT given $85mW/cm^3$

P_{fe} at 100kHz, 200mT given $550mW/cm^3$

By using these values steinmetz parameters calculated as,

$$\therefore \beta = 2.7 \quad , K_{fe} = 42$$

Core loss is simply $I^2 R_{ac}$ but wires new resistance should be calculated by skin effect. Since skin depth decrease wire area new resistance calculated by,

$$R_{ac} = \frac{n \cdot MLT \cdot \rho}{Area} \quad (9)$$

To find optimum turn number loss calculated at matlab script which provided at github repo.




Figure 3: According to number of turn Total loss calculated

It is better to select turn ratio 8 which Total loss is 1 Watt. At this number $R_{pri} = R_{reset} = 0.05k\Omega$, $R_{sec} = 0.06k\Omega$.

By using AL number windings inductance found and,

$$X_m = k \cdot \sqrt{X_1 \cdot (X_2 + X_3)} = 1060\mu H \quad (10)$$

Since reset and secondary windings direction same they summed. Also from Steinmetz eqn. R_m can found. Where applied voltage is 48 V.

$$P_{fe} = 0.1375Watt \Rightarrow R_m = \frac{V^2}{P_{fe}} = 16.7k\Omega \quad (11)$$

3.2 MOSFET Considerations

Since when switch is off, reset windig decharge core, beside of input voltage additional voltage seen on mosfet.

$$V_s = V_i + \frac{n_1}{n_2} \cdot V_i = 96V \quad (12)$$

For the worst case, selected $V_i = 48V$. To be stay at the safe side lets make it 150V.

$$I_i = \frac{P_i}{V_i} = 2.22A \quad (13)$$

To be safe side minimum current of mosfet should be 5 A. We selected to use IRFB4127PbF [2], its voltage is 200V and $R_{on} = 20m\Omega$.

According to datasheet turn on and turn off time is totally 120ns. This much smaller than switching t_{off} and t_{off} .

$$P_{cond} = I_{rms}^2 \cdot R_{on} = 0.27W \quad (14)$$

$$P_{switching} = \frac{1}{2} \cdot V_{off} I_{rms} (t_r + t_f) f_s = 1.55W \quad (15)$$

Lets use heatsink, Model No. :529802B02500G. Its $R_{ca} = 3.7C/W$. MOSFET R_{th} is 0.52. Assume environment temperature is 30C. Thus,

$$T_j = C_{normal} + P_{total} \cdot (R_{JC} + R_{CS} + R_{JA}) = 38.37Celsius. \quad (16)$$

3.3 Output Inductor Considerations

Since %2 voltage ripple, current change is $I_{ripple} = 0.02 \cdot \frac{P_o}{V_o} = 0.064A$ Assume we apply 48 V input, and capacitor is big enough to constat output,

$$V_L = L \frac{di}{dt} \implies nV_i - V_o = L \frac{I_{ripple}}{DT_s} = 130\mu H \quad (17)$$

$$\therefore L > 130\mu H$$

We considered ripple voltage limit in our simulations and we chose 470 μH inductor according to our simulations. In addition, previous 10 A current rating selection must be valid for inductor. Therefore, we picked an inductor with 10 A maximum DC current and 470 μH inductance which is “AGP4233-474ME” inductor from Coilcraft. It has also 11.5 m maximum DC resistance and we used that value in our simulations. Since inductors has nonideal series resistance values, there are power losses of these resistance values also. AGP4233-474ME inductor has 11.5 m resistance and it has 3.2 A current. Therefore, power losses on inductor can be calculated as follows:

$$P_{inductor} = I^2 \cdot R = 3.2^2 \cdot 11.5 \cdot 10^{-3} = 0.1W \quad (18)$$

3.4 Capacitor Considerations

When $V_i n = 48V$, $D=0.156$,

$$\Delta V = V_{ripple} = \frac{V_o}{50} = 0.3V \quad (19)$$

$$\Delta Q = C \Delta V \quad (20)$$

$$I_o D T_s = C V_{ripple} \quad (21)$$

$$\therefore C > 16\mu F$$

Because of ripple voltage limit, we chose 150 μF capacitor. In addition, we select voltage rating of capacitor as 50 V because of safety limit and possibility of voltage oscillation in case of soft start does not working. Therefore, we picked “860080675012” capacitor from Würth Elektronik [4]. From datasheet impedance at 100kHz is 0.068 Ω .

$$impedance = ESR + \frac{1}{j\omega C} \implies ESR = 0.05\Omega \quad (22)$$

3.5 Diode Considerations

As can be seen from Figures 4, there are 100 Volts when diodes are OFF and there are 3.2 A current when they are ON. Therefore, because of safety margin and high current possibility at the starting we chose 200 V and 10 A ratings for diodes. Hence, we picked “DPG10I200PM” [1] fast recovery diodes. For diodes another important parameter is reverse recovery time and this diode has 35 ns which is enough for 100 kHz frequency applications.




Figure 4: Diodes

Output diodes has 0.98 V voltage drop and at steady state their current will be 3,2 A. When one diode is ON the other diode is OFF at the output. Therefore, we can calculate conduction losses by simply multiply voltage drop and forward current.

$$P_{conduction} = V_f I_f = 0.98V \cdot 32A = 3.13W \quad (23)$$

For calculating switching losses of diodes, reverse recovery charge, blocking voltage and switching frequency is needed. From Figure 5, we can estimate our reverse recovery charge as 0.1 μC . Blocking voltage is 100 V from simulations and switching frequency is 100 kHz.




Figure 5: Reverse recovery charge values of DPG10I200PM

From these values, switching losses of two diodes can be calculated as follows:

$$P_{switching} = Q_R V_R f_s = 2 \cdot 0.1 \cdot 10^{-6} \cdot 100V \cdot 100kHz = 2W \quad (24)$$

We used same heatsink that we use at mosfet

$$T_j = C_{normal} + P_{total} \cdot (R_{JC} + R_{CS} + R_{JA}) = 73Celsius. \quad (25)$$

4 Input to Output TF

To derive TF, first I will find small signal circuit equivalent. Forward converter can be treated as a buck converter with $V_{in} = n \cdot V_{in}$ where n is transformer ratio.




Figure 6: Simplified Forward Converter when switch is on

KVL at the outer path,

$$-nV_{in} + L \frac{di}{dt} + i_o R = 0 \quad (26)$$

Since,

$$i_o = i_l - i_c \quad (27)$$

$$L \frac{di}{dt} = nV_{in} - Ri_l + Ri_c \quad (28)$$

Find i_c by KVL on inductor and capacitor

$$-nV_{in} + L \frac{di}{dt} + i_c r_c + V_c = 0 \quad (29)$$

$$i_c = \frac{nV_{in} - L \frac{di}{dt} - V_c}{r_c} \quad (30)$$

Insert i_c into equation 3,

$$\hat{i}_l = \frac{di}{dt} = \frac{nV_{in}}{L} - \frac{r_c R}{(r_c + R)L} \frac{R}{(r_c + R)L} V_c \quad (31)$$

We know that $R \gg r_c$ so we can simplify equation as,

$$\hat{i}_l = \frac{nV_{in}}{L} - \frac{r_c}{L} i_l - \frac{1}{L} V_c \quad (32)$$

Start derive V_c by KCL at output node,

$$i_c = i_l - \frac{V_o}{R} \quad (33)$$

Since,

$$v_o = v_c + r_c \dot{i}_c \quad (34)$$

$$i_c = \frac{R}{R + r_c} i_l - \frac{1}{R + r_c} v_l \quad (35)$$

Since,

$$\hat{v}_c = \frac{\dot{i}_c}{C} \quad (36)$$

$$\hat{v}_c = \frac{R}{C(R + r_c)} i_l - \frac{1}{C(R + r_c)} v_l \quad (37)$$

We know that $R \gg r_c$ so we can simplify equation as,

$$\hat{V}_c = \frac{1}{C} i_l - \frac{1}{RC} v_l \quad (38)$$

According to state space equations,

$$\begin{bmatrix} \hat{i}_l \\ \hat{v}_c \end{bmatrix} = \begin{bmatrix} -\frac{r_c}{L} & -\frac{1}{C} \\ \frac{1}{C} & -\frac{1}{RC} \end{bmatrix} \begin{bmatrix} i_l \\ v_c \end{bmatrix} + \begin{bmatrix} \frac{n}{L} \\ 0 \end{bmatrix} V_{in} \quad (39)$$

For switch off position A matrix hasn't changed. But B matrix multiplied with duty ratio so,

$$\begin{bmatrix} \hat{i}_l \\ \hat{v}_c \end{bmatrix} = \begin{bmatrix} -\frac{r_c}{L} & -\frac{1}{C} \\ \frac{1}{C} & -\frac{1}{RC} \end{bmatrix} \begin{bmatrix} i_l \\ v_c \end{bmatrix} + \begin{bmatrix} \frac{dn}{L} \\ 0 \end{bmatrix} V_{in} \quad (40)$$

Find v_o as state space variables,

$$v_o = v_c + r_c \dot{i}_c \quad (41)$$

Since,

$$i_c = i_l - \frac{v - o}{R} \quad (42)$$

$$v_o = v_c + r_c i_l - \frac{v_o r_c}{R} \quad (43)$$

$$v_o = \frac{r_c R}{r_c + R} i_l + \frac{R}{(r_c + R)} v_c \quad (44)$$

Since $r_c \ll 1$,

$$v_o = r_c i_l + v_c \quad (45)$$

$$C = \begin{bmatrix} r_c \\ 1 \end{bmatrix} \quad (46)$$

$$\frac{v_o(s)}{d(s)} = C^T [SI - A]^{-1} B V_{in} \quad (47)$$

After a lengthy evaluation control to output TF is,

$$G_{vd} = \left. \frac{\tilde{v}_o}{\tilde{d}} \right|_{\tilde{v}_i=0} = \frac{nV_{in}}{LC} \left[\frac{sr_c C + 1}{s^2 + s(\frac{r_c}{L} + \frac{1}{RC}) + \frac{1}{LC}} \right] \quad (48)$$




Figure 7: Bode plot of control to output TF

According to [erickson] Crossover Frequency is defined as the frequency where the magnitude of loop gain is unity. Limit for f_c is pole frequency since we want to operate unity gain at f_c . For power application switching frequency selected as one in ten or five. For this application I select as,

$$f_c = \frac{f_{sw}}{5} = 20kHz \quad (49)$$

Since $f_{ESR} = 32kHz$ and $f_{LC} = 734Hz$,

$$f_{LC} < f_c < f_{ESR} < f_{sw}/2 \quad (50)$$

Compensator Type	Relative location of the crossover and power-stage frequencies	Typical Output Capacitor
Type II (PI)	$F_{LC} < F_{ESR} < F_0 < F_s/2$	Electrolytic, POS-Cap, SP-Cap
Type III-A (PID)	$F_{LC} < F_0 < F_{ESR} < F_s/2$	POS-Cap, SP-Cap
Type III-B (PID)	$F_{LC} < F_0 < F_s/2 < F_{ESR}$	Ceramic

Figure 8: Compensator Selection table

According to table 8 I select Type 3-A compensator for this application. Type 3 compensator supplies phase boost for this converter to operate stable region.

5 Compensator Parameters




Figure 9: Type 3 Compensator

This compensator is referred from [erickson] book except one extension. R_4 added to adjust input voltage range. When $f_c = 20kHz$, from bode plot phase angle is -146 and gain is -20 db. $V_{ref} = 3V$, which corresponds -9.5 db.

$$|G(j\omega_o)| = 29.5dB = 29.5Gain \quad (51)$$

$$\theta_{comp} = \theta_{phase-margin} - \theta_{converter} = 45 - (-146) = 191 \quad (52)$$

$$K = \tan\left(\frac{191 + 90}{2}\right)^2 = 7.75 \quad (53)$$

$$\begin{aligned} R_2 &= \frac{|G(j\omega_{co})|R_1}{\sqrt{K}} \\ C_1 &= \frac{\sqrt{K}}{\omega_{co}R_2} = \frac{\sqrt{K}}{2\pi f_{co}R_2} \\ C_2 &= \frac{1}{\omega_{co}R_2\sqrt{K}} = \frac{1}{2\pi f_{co}R_2\sqrt{K}} \\ C_3 &= \frac{\sqrt{K}}{\omega_{co}R_1} = \frac{\sqrt{K}}{2\pi f_{co}R_1} \\ R_3 &= \frac{1}{\omega_{co}\sqrt{K}C_3} = \frac{1}{2\pi f_{co}\sqrt{K}C_3} \end{aligned}$$

Figure 10: Type 3 Compensator equations

To start lets choose $R_1 = 1k\Omega$, Afterwards by using formulas at figure 5, other parameters found as,

$$R_2 = 10.77k\Omega \quad , \quad C_1 = 2nF \quad , \quad C_2 = 0.26nF \quad , \quad C_3 = 22nF \quad , \quad R_3 = 130\Omega \quad (54)$$

It is suitable to measure output voltage with $\frac{v_o}{3}$,

$$v_{ref} = \frac{v_o}{3} \frac{R_4}{R_4 + R_1} \implies R_4 = \frac{v_{ref}R_1}{\frac{v_o}{3} - v_{ref}} = 1.5k\Omega \quad (55)$$




Figure 11: Bode plot of converter with compensator




Figure 12: LTSpice circuit with compensator design




Figure 13: Output voltage of Forward converter with compensator

6 Current Mode Controller

We select LT3758 current mode controller for this application. According to datasheet output voltage formula determined by feedback loop,

$$V_o = 1.6 \cdot \left(1 + \frac{R2}{R1}\right) \quad (56)$$

To have 15V resistor selected as,

$$R1 = 10k\Omega \quad , \quad R2 = 83.75k\Omega \quad (57)$$

Sense pin is directly fed from to source of mosfet. R_{sense} used at the source of mosfet. According to datasheet

$$R_{sense} = \frac{80mV}{I_{l-peak}} = 0.01\Omega \quad (58)$$

Since operating frequency is 100kHz, according to datasheet 140k Ω fasten to RT pin. Also error amplifier used in this controller. At the datasheet they suggest to use typical application parametes at the datasheet.




Figure 14: Output Voltage with current mode controller




Figure 15: Circuit with current mode controller

Current mode controller is advantageous when compare with voltage control compensator. It is important that settling time of current mode controller is 5 times better than voltage control. Also steady state ripple decreases.

7 Efficiency and Thermal Analysis

7.1 Thermal Circuit Simulation

Thermal analysis checked by calculations before. In this section we will prove that simulation tools also gives close result with calculations.




Figure 16: Thermal analysis simulation design




Figure 17: Junction and case temperatures when voltage compensator used

Figure 12 shows that FET temperature is saturated at 40 Celcius if ambient is 30 celcius. It is expected since we calculated analytically 38 Celcius.

7.2 Efficiency Simulation

As calculated analytically at design equations,

$$P_{total,loss} = P_{transformer} + P_{mosfet} + 2 \cdot P_{diode} + P_{inductor} = 13.1W \quad (59)$$

$$eff = \frac{P_{out}}{P_{out} + P_{loss}} = \frac{48W}{48W + 13.1W} = \%78 \quad (60)$$

We construct a forward converter at simulink environment with current mode controller. Efficiency of circuit with all nonidealities calculated at that simulink program. You can find it in github repository under simulation results. According to that simulation efficiency calculated as %73. This is close to our analytical result.

8 Complete simulation in Simulink




Figure 18: Simulink simulation with calculated efficiency




Figure 19: Output of Forward converter with current mode controller

9 PCB Design

PCB design is one of the most important part of this project. Because it is more professional design tool than stripboard implementation and its easy to implement for designed circuit. Firstly, circuit schematic of whole design has been drawn in KiCad. Whole circuit schematic can be seen from Figure 1.




Figure 20: Circuit Schematic of Designed Circuit

In this schematic, controller, passive components, diodes, transistors and designed transformer is shown. Symbol of designed transformer is created by us because there is no proper symbol for a transformer with two main and one auxiliary winding. Transformer symbol has four input and two output. After completing circuit schematic, next task is arranging proper footprints to all components. Most of the components has their own footprints on KiCad, but some of them has no footprints of their own. Therefore, proper footprints have been drawn in KiCad, according to their packages. For example, footprints of transformer and output inductor has been drawn by us and matched their own schematic symbols. Then, next task is creating PCB layout. Connections between components were completed according to their footprints. Created PCB layout can be seen from Figure 2.




Figure 21: PCB Layout of the Circuit Schematic (without ground pads)

Widths of connections has been arranged according to current and power ratings of the components. There are use conventions for copper thicknesses and widths. We used below conventions to arrange widths of traces.

■ **Determine the maximum current flow for the trace, I (A).**

Current can be determined from either of the following equations:

$$I = V^2/R \text{ or } I = P/V \text{ or } I = \sqrt{(P/R)}$$

■ **Determine the expected temperature rise, T (°C).**

This should be known or estimable from circuit operation design.

■ **Determine the trace cross-sectional area, A (mils²).**

Use curve fitting constants, k, b and c, to approximate the IPC-2152 curve that relates area to current carrying capacity.

- For internal layers: k = 0.024, b = 0.44, c = 0.725
- For external layers: k = 0.048, b = 0.44, c = 0.725

$$A = (I/(k \times T^b))^{1/c}$$

■ **Determine the trace width, w (mils).**

This should be set.

■ **Determine the PCB copper thickness, Δ (mils).**

$$\Delta = A/w$$

Figure 22: Conventions that we follow

After completing PCB layout; 3D image, gerber files to manufacturing and bill of materials (BOM) of designed PCB is obtained by using KiCad tools. 3D images can be seen from Figures 21




Figure 23: 3d view of PCB

You can find BOM file at the github repository. We also order 1000 piceses of pcbs from pcbway.

The screenshot shows the PCBWay configuration interface with the following settings:

- Board type:** Single pieces (selected), Panel by Customer, Panel by PCBWay
- Different Design in Panel:** 1 (selected), 2, 3, 4, 5, 6, e.g.
- * Size (single):** 302 X 111 mm, Inch \leftrightarrow mm
- * Quantity (single):** 1000 pcs
- Layers:** 1 Layer (selected), 2 Layers, 4 Layers, 6 Layers, 8 Layers, 10 Layers
- Copper layer:** --
- Soldermask:** --
- Silkscreen Legend:** --
- Material:** FR-4 (selected), Aluminum
- FR4-TG:** TG 130-140 (selected), TG 150-160
- Thickness:** 0.2, 0.4, 0.6, 0.8, 1.0, 1.2, 1.6, 2.0, 2.4 (selected) * Unit: mm
- Min Track/Spacing:** 4/4mil, 5/5mil, 6/6mil (selected), 8/8mil
- Min Hole Size:** 0.2mm, 0.25mm, 0.3mm (selected), 0.8mm, 1.0mm, No Drill
- Solder Mask:** Green (selected), Red, Yellow, Blue, White, Black, Purple, Matte black, Matte green, None
- Silkscreen:** White (selected), Black, None
- Gold fingers:** Yes, No
- Surface Finish:** HASL with lead (selected), HASL lead free, Immersion gold(ENIG), OSP, None(Plain copper)
- Via Process:** Tenting vias (selected), Vias not covered
- Finished Copper:** 1 oz Cu (selected), 2 oz Cu, 3 oz Cu

Figure 24: Ordered pcb properties

The screenshot shows the pricing and build time summary for the ordered PCB:

Build Time	Qty	Total
7-8 days	1000	\$3928

Tip: Final price can be negotiated.

Shipping Cost: TURKEY, DHL, 5-7 Days, wt: 167.610 kg, \$1347

CHN Time Zone(GMT+8): 2020/6/25 4:56:16

Payment before 2020/06/25 06:00 (GMT+8 Only PCB)

Delivery time	Estimation
2020/7/2 AM	2020/7/8

PCB Cost: US \$ 3928
Shipping: US \$ 1347
Total: US \$ 5275

Figure 25: PcbWay bill

10 Conclusion

Forward converter designed with simulations, calculations and pcb designs. Observed how non-ideal characteristics affect converter. Investigate different control strategies on converter. Current mode control is advantageous on voltage control. We also analyzed that circuit temperature according to heatsink.

References

- [1] DPG diode. <https://ixapps.ixys.com/Datasheet/DPG10I200PM.pdf>.

- [2] *irfb4127pbf POWER MOSFET*. <https://pdf.direnc.net/upload/irf740a-datasheet.pdf>.
- [3] *0R45959EC R Material Core*. <https://www.mag-inc.com/Media/Magnetics/Datasheets/0R45959EC.pdf>.
- [4] *Capacitor*. <https://www.mouser.com.tr/datasheet/2/445/860080675012-1726029.pdf>.
- [5] *Forward Converter Topology*. <https://www.mouser.com/pd.docs/2-10.pdf>.