


## 1. Schematic designs for all modules



- ✓ 1. Main Control  $\Rightarrow$  input: 6 bit opcode (instr < 31:26)  
 output: 2 bit ALUop  
 output: 1 bit RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch
- ✓ 2. ALU Control  $\Rightarrow$  input: 2 bit ALUop  
 input: 6 bit func (instr < 5:0)  
 output: 3 bit ALUctr
- ✓ 3. ALU  $\Rightarrow$  input: 3 bit ALUctr  
 input: 32 bit  $\$rs$   
 input: 32 bit  $\$rt$  yada  $\$signExtendImm$   
 output: 32 bit ALU sonucu
- ✓ 4. Data Memory  $\Rightarrow$  input: 32 bit  $\$rt$   
 input: 1 bit clk, MemWr, MemRd  
 input: 32 bit ALU çıktısının verildiği adres  
 output: 32 bitlik memory den okunan data
- ✓ 5. Registers  $\Rightarrow$  input: 1 bit RegWr, clk  
 input: 5 bit Rd yada Rt adresi (Rw)  
 input: 5 bit Rs adresi (Ra)  
 input: 5 bit Rt adresi (Rb)  
 input: 32 bit write data  
 output: 32 bit  $\$rs$   
 output: 32 bit  $\$rt$
- ✓ 6. Instruction Fetch Unit  $\Rightarrow$  input: 32 bit PC  
 input: 1 bit clk  
 output: 32 bit instruction
- ✓ 7. Sign Extender  $\Rightarrow$  input: 16 bit imm (instr < 15:0)  
 output: 32 bit signExtendImm
- ✓ 8. 5-5 Mux  $\Rightarrow$  input: 5 bit Rd adresi  
 input: 5 bit Rt adresi  
 output: 5 bit Mux sonucu
- ✓ 9. 32-32 Mux  $\Rightarrow$  input: 32 bit  $\$rt$   
 input: 32 bit signExtendImm (Sign Extender çıktısı)  
 output: 32 bit Mux sonucu
- ✓ 10. 32-32 Mux  $\Rightarrow$  input: 32 bit ALU sonucu  
 input: 32 bit Data Memory çıktısı  
 output: 32 bit Mux sonucu

### ALUControl Truth Table

	INPUTS										OUTPUT	
	ALUOp			Function Field							Option	
	ALUOp1	ALUOp2	ALUOp3	F5	F4	F3	F2	F1	F0	ALUOp1	ALUOp2	Option
ANDi	1	0	1	X	X	X	X	X	X	0	0	AND
ORi	1	1	1	X	X	X	X	X	X	0	0	OR
addi	0	0	0	X	X	X	X	X	X	0	1	ADD
BEQ	0	1	1	X	X	X	X	X	X	1	0	SUBTRACT
J	X	X	X	X	X	X	X	X	X	X	X	
add	1	0	0	1	0	0	0	0	0	0	0	add
addu	1	0	0	1	0	0	0	0	0	0	1	addu
and	1	0	0	1	0	0	1	0	0	0	0	and
nor	1	0	0	1	0	0	1	1	1	1	1	nor
or	1	0	0	1	0	0	1	0	1	0	0	or
sll	1	0	0	1	0	1	0	1	1	0	0	sll
sll	1	0	0	1	0	0	0	0	0	0	0	sll
srl	1	0	0	1	0	0	0	1	0	0	0	srl
sub	1	0	0	1	0	0	0	1	0	1	0	sub
subu	1	0	0	1	0	0	0	1	1	1	0	subu

$$ALUctr[2] = \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0$$

$$ALUctr[1] = \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0$$

$$ALUctr[0] = \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0 + \overline{ALUOp2} \cdot \overline{ALUOp1} \cdot \overline{ALUOp0} \cdot F5 \cdot F4 \cdot F3 \cdot F2 \cdot F1 \cdot F0$$

1. add
  2. addu
  3. and
  4. nor
  5. or
  6. sll
  7. srl
  8. srl
  9. sub
  10. subu
  11. andi
  12. ori
  13. addi
  14. lw
  15. sw
  16. beq
  17. J
- R-Type (opcode = 000000)
- I-Type (opcode = 000001)
- J-Type (opcode = 000010)

### Main Control Truth Table

	INPUTS							OUTPUTS									
	OP5	OP4	OP3	OP2	OP1	OP0	RegDst	RegWrite	ALUSrc	MemRead	MemWrite	MemtoReg	Branch	Jump	ALUOp[2]	ALUOp[1]	ALUOp[0]
1. add	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
2. addu	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0
3. and	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0
4. nor	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0
5. or	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0
6. sll	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0
7. srl	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0
8. srl	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0
9. sub	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0
10. subu	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0
11. andi	0	0	1	1	0	0	0	1	1	0	0	0	0	0	1	0	1
12. ori	0	0	1	1	0	0	0	1	1	0	0	0	0	0	1	0	1
13. addi	0	0	1	0	0	1	0	1	1	0	0	0	0	0	0	0	0
14. lw	1	0	0	0	1	1	0	1	1	0	1	X	0	0	0	0	0
15. sw	1	0	1	0	1	1	X	0	1	0	1	X	0	0	0	0	0
16. beq	0	0	0	1	0	0	X	0	0	0	0	X	1	0	0	1	1
17. J	0	0	0	0	1	0	X	0	X	0	0	X	0	1	X	X	X

$$RegDst = \overline{OP5} \cdot \overline{OP3}$$

$$RegWrite = \overline{OP2} \cdot \overline{OP1} + \overline{OP3} \cdot \overline{OP0} + \overline{OP5} \cdot \overline{OP3}$$

$$ALUSrc = \overline{OP5} \cdot \overline{OP3}$$

$$MemRead = \overline{OP5} \cdot \overline{OP3}$$

$$MemWrite = \overline{OP5} \cdot \overline{OP3}$$

$$MemtoReg = \overline{OP5} \cdot \overline{OP3}$$

$$Branch = \overline{OP3} \cdot \overline{OP2}$$

$$Jump = \overline{OP1} \cdot \overline{OP0}$$

$$ALUOp[2] = \overline{OP3} \cdot \overline{OP2} + \overline{OP1} \cdot \overline{OP0}$$

$$ALUOp[1] = \overline{OP3} \cdot \overline{OP2} + \overline{OP1} \cdot \overline{OP0}$$

$$ALUOp[0] = \overline{OP2}$$

## 2.Verilog modules and their description

**nextPC:** Bir sonraki instructiona geçmek için PC yi alır ve 4 ekler next pc olarak return eder.

**\_5\_5\_MUX:** İki tane 5 bitlik veri alır ve 1 bitlik select biri alır ve 5 bitlik verilerden birini output olarak dışarı verir.

**\_32\_32\_MUX:** İki tane 32 bitlik veri alır ve 1 bitlik select biri alır ve 32 bitlik verilerden birini output olarak dışarı verir.

**SignExtender:** Gelen 16 bitlik verinin sign bitini alır ve 32 bitlik signextendimm haline getirip output olarak dışarı verir.

**ZeroExtender:** Gelen 16 bitlik verinin başına 16 tane 0 koyup output olarak dışarı verir.

**InstructionFetchUnit:** Gelen 32 bitlik program counter a ve clock a göre instruction.mem dosyasından okunan instructionu output olarak dışarı verir.

**DataMemory:** rt contenti, clk,memWr,memRd ve alu dan çıkan adresi alır. Eğer yazma ise rt contenti verilen adrese yazılır , eğer okuma ise verilen adresten rt ye okuma gerçekleştirilir.

**ALUControl:** MainControl unitinin ürettiği ALUOp'u ve func field i alır ve ALUCtr olarak return eder. Truth table ile sadeleştirmesi yapılmıştır yukardaki fotoğrafta.

**MainControl:** Input olarak gelen opcode alınır ve opcode a göre RegDst,AluSrc,MemtoReg,RegWrite,MemRead,MemWrite,Branch sinyalleri üretilir ve ayrıca ALUOp üretilir ALUControl a gönderilmek üzere.Truth table ile sadeleştirmesi yukarıdaki fotoğrafta gösterilmiştir.

**alu32:** Bir önceki assignment te kullanılan ALU nun aynısıdır.

**mips\_registers:** Registere yazma yada registerden okuma amacıyla kullanılmaktadır. Rs ve rt adresleri verilir ve dataları alınır yada write data gönderilir ve registra yazılması sağlanır.

**mips32\_single\_cycle:** Genel işleyişi sağlayan moduldur. Yukardi modulleri kullanır. Instructionu fetch eder.rs ve rd contenlerini alır, sign extend eder, maincontrole opcode u gönderir çıktısını alucontrole gönderir ve onunda çıktısını aluya gönderir ,registerdan okunan datalar aluya gönderilir ve çıkan sonuç memory ye yada registra tekrar yazılır, her instruction bittiğinde program counter 4 arttırılır.

### 3.Modelsim Simulation results

```
Transcript
VSIM 4> step -current
# Time: 0, Clock:1
# PC:00000000000000000000000000000000
# NEXT PC:00000000000000000000000000000100
# Instruction:0011000001000001011011101111110
# opcode:001100 , rs:00010 , rt:00001 , imm16:011011101111110
# RegWrite:1, ALUSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0, Jump:0
# ALU_input1($rs):000000000000000000000000000001, ALU_input2(ExtendImm32):0000000000000001011011101111110, ALUControl:000
# ALUResult:00000000000000000000000000000100000
# RegWriteData:0000000000000000000000000100000100000
# registers[ 1]:0000000000000000000000000100000100000
#
#
# Time:20, Clock:1
# PC:0000000000000000000000000000000100
# NEXT PC:000000000000000000000000000001000
# Instruction:00110100100000110000000100000001
# opcode:001101 , rs:00100 , rt:00011 , imm16:0000000100000001
# RegWrite:1, ALUSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0, Jump:0
# ALU_input1($rs):0000000000000000000000000000011, ALU_input2(ExtendImm32):0000000000000000000000000100000001, ALUControl:001
# ALUResult:0000000000000000000000000000011
# RegWriteData:0000000000000000000000000100000011
# registers[ 3]:0000000000000000000000000100000011
#
#
# Time:40, Clock:1
# PC:0000000000000000000000000000001000
# NEXT PC:0000000000000000000000000000001100
# Instruction:001001001100010101000000000000011
# opcode:001001 , rs:00110 , rt:00101 , imm16:00000000000000011
# RegWrite:1, ALUSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0, Jump:0
# ALU_input1($rs):00000000000000000000000000000111, ALU_input2(ExtendImm32):0000000000000000000000000000011, ALUControl:010
# ALUResult:000000000000000000000000000001010
# RegWriteData:000000000000000000000000000001010
# registers[ 5]:00000000000000000000000000000001010
#
VSIM 5> step -current
# Time: 0, Clock:1
# PC:00000000000000000000000000000000
# NEXT PC:00000000000000000000000000000100
# Instruction:000000000100010000100001100000100000
# opcode:000000 , rs:00001 , rt:00010 , rd:00011 , func:100000
# RegWrite:1, ALUSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0, Jump:0
# ALU_input1($rs):00000000000000000000000000000001, ALU_input2(rt):00000000000000000000000000000011, ALUControl:010
# ALUResult:0000000000000000000000000000000100
# RegWriteData($rd):0000000000000000000000000000000100
#
# 3
# Time:20, Clock:1
# PC:0000000000000000000000000000000100
# NEXT PC:0000000000000000000000000000001000
# Instruction:00000000100001010011000000100001
# opcode:000000 , rs:00100 , rt:00101 , rd:00110 , func:100001
# RegWrite:1, ALUSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0, Jump:0
# ALU_input1($rs):00000000000000000000000000000011, ALU_input2(rt):00000000000000000000000000000011, ALUControl:010
# ALUResult:000000000000000000000000000000110
# RegWriteData($rd):000000000000000000000000000000110
#
# 6
# Time:40, Clock:1
# PC:0000000000000000000000000000001000
# NEXT PC:0000000000000000000000000000001100
# Instruction:00000000111010000100100000100100
# opcode:000000 , rs:00111 , rt:01000 , rd:01001 , func:100100
# RegWrite:1, ALUSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0, Jump:0
# ALU_input1($rs):000000000000000000000000000000110, ALU_input2(rt):000000000000000000000000000000101, ALUControl:000
# ALUResult:0000000000000000000000000000000100
# RegWriteData($rd):000000000000000000000000000000100
#
```

andi rt , rs , imm16

ori rt , rs , imm16

addiu rt , rs , imm16

add rd , rs , rt

addu rd , rs , rt

and rd , rs , rt

[illegible]

**Diğer I type([andi](#), [ori](#) , [addiu](#)) ve R([add](#),[addu](#),[and](#),[nor](#),[or](#),[sltu](#),[sll](#),[srl](#),[sub](#),[subu](#)) type tüm instructionları test ettim ve çalışıyor.(13 instruction)(13 ü de yukardaki test screens shotlarında çalıştığı detaylı şekilde gösterilmiştir)**