

Lecture-19

Revanth Reddy Pannala
EBIT, UNIBO













→ we studied in the last class the combination of current mirrors and differential pairs as a means to achieve "single ended output"

and also analyzed the ICMA for the current mirror loaded Differential Amplifier.

This ^{Analysis} was regarding Biasing and determining the operating point of the circuit


→ But we are also interested in finding the Gain of the "single Ended Differential Amplifiers"

భాగ్యలక్ష్మి పాపిరెడ్డి
EBIT, UNIBO





$$R_{D0} = g_{m1} r_{D1} \cdot R_{out}$$

$$R_{D0} = g_{m1} \cdot R_{out} \quad (case \ 11 \text{ case } 11)$$



G. M. $\rightarrow$




1

Cascode CM



$\rightarrow$ High Swing Cascode CM

$$V_{OHIN} = 2V_{OV} + V_T$$

CH




Self biased Cascode




Folded Cascode
Diff. Output

$\rightarrow$



Folded Cascode
Single-ended Output
?

* Small Signal Analysis of The Single ended differential Op lifier *



$$\textcircled{1} g_{m1}(v_i^+ - v_s) + g_1(v_d - v_s) + g_{m2}(v_i^- - v_s) + g_2(v_0 - v_s) - g_5 v_s = 0,$$

$$\textcircled{2} g_{m2}(v_i^- - v_s) + g_2(v_0 - v_s) + g_{m4} v_d + g_4 v_0 = 0,$$


$$\textcircled{3} (g_3 + g_{m3}) v_d + g_{m1}(v_i^+ - v_s) + g_1(v_d - v_s) = 0$$

where $g_1 = g_{ds1}$, $g_3 = g_{ds3}$, and $g_5 = g_{ds5}$

$g_{m1} = g_{m2}$, $g_1 = g_2$, $g_{m3} = g_{m4}$, and $g_3 = g_4$

$$v_{id} = v_i^+ - v_i^-$$

$$v_{ic} = \frac{v_i^+ + v_i^-}{2}$$



$M_1, M_2 \rightarrow$ Transistors of Differential pair in SSM

$M_3 \rightarrow$ Diode connected load. SSM

$M_4 \rightarrow$ PMOS SSM

$\rightarrow$ In all case typical "Back Gate Transconductance" is neglected.

$$2g_{m1}v_{ic} + (g_1 + g_3)v_0 + (g_1 + g_3 + 2g_{m3})v_d - 2(g_1 + g_{m1})v_s = 0$$

$$2g_{m1}v_{ic} + g_1v_0 + g_1v_d - [g_5 + 2(g_1 + g_{m1})]v_s = 0,$$

$$g_{m1}v_{id} - (g_1 + g_3)v_0 + (g_1 + g_3)v_d = 0,$$

$$v_{id} = v_i^+ - v_i^-$$

$$v_{ic} = \frac{v_i^+ + v_i^-}{2}.$$



$$v_0 = A_d v_{id} + A_c v_{ic}$$


$$A_d = \frac{g_{m1}\{g_1g_5 + (g_3 + 2g_{m3})[g_5 + 2(g_1 + g_{m1})]\}}{2(g_1 + g_3)\{g_1g_5 + (g_3 + g_{m3})[g_5 + 2(g_1 + g_{m1})]\}} \simeq \frac{g_{m1}}{g_1 + g_3}$$

$$A_c = \frac{-g_5g_{m1}}{g_1g_5 + (g_3 + g_{m3})[g_5 + 2(g_1 + g_{m1})]} \simeq \frac{-g_5}{2g_{m3}}$$

71

$$A_d = \left. \frac{v_0}{v_{id}} \right|_{v_{ic}=0}$$


$$A_c = \left. \frac{v_0}{v_{ic}} \right|_{v_{id}=0}$$



larger the CMRR
it is the better.

$$CMRR = \left| \frac{A_d}{A_c} \right| = \frac{\frac{g_{m1}}{g_1 + g_3}}{\frac{g_5}{2g_{m3}}} \simeq 2 \frac{g_{m1}g_{m3}}{g_5(g_1 + g_3)}$$

72



$$r_0 = \frac{v_0}{i_0} = \frac{g_1 g_5 + g_1(g_1 + g_{m1}) + (g_3 + g_{m3})[g_5 + 2(g_1 + g_{m1})]}{(g_1 + g_3)\{g_1 g_5 + (g_3 + g_{m3})[g_5 + 2(g_1 + g_{m1})]\}}$$

where $g_1 = g_{ds1}$, $g_3 = g_{ds3}$, and $g_5 = g_{ds5}$

$$g_{m1}, g_{m3} \gg g_1, g_3, g_5,$$



$$r_0 \simeq \frac{1}{g_1 + g_3},$$




73

✱

Intuitive Analysis (or Schematic Analysis)


- 1.) Identify the transistor(s) that convert the input voltage to current (these transistors are called *transconductance transistors*).
- 2.) Trace the currents to where they flow into an equivalent resistance to ground.
- 3.) Multiply this resistance by the current to get the voltage at this node to ground.
- 4.) Repeat this process until the output is reached.

$$v_{o1} = -(g_{m1}v_{in})R_1 \quad \rightarrow \quad v_{out} = -(g_{m2}v_{o1})R_2 \quad \rightarrow \quad v_{out} = (g_{m1}R_1g_{m2}R_2)v_{in}$$




our Idea is to find "Highest abstraction level"
 that is possible to analyze the differential pair -

→ so i ture remember when we discussed "Diff. pair"
with Diff. o/p! we have sketched this scheme.




General Diff. pair
 with two o/p.


→ Differential pair with Current Mirror Load




Current mirror
 allows us to
 have a single output
 Voltage.



దేవులకొండ వెంకటేశ్వర్లు
EBIT, unibo



In this case we have
 V_{o1} which depends
on $\frac{V_d}{2}$




In this case


$$\frac{V_o}{V_{id}} = G_m \cdot R_o$$

R_o = parallel of the
o/p Resistance of CM
& the Transconductance
Branch


If substitute G_m Block with Simple Transistor,
and Current Mirror Block with Simple PMOS
Current Mirror.





→ we can also have PMOS version of the Diff. pair.




(ii)



* Implementation of Differential Pair with current mirror loading





→ This Transistor is converting the input voltage into current & the current is fed as input of the current mirror.

More specifically if we take Differential input as the quantity we are interested in

→ $\frac{v_d}{2}$ is the Half of the differential voltage applied as is given as v^+

∴ The current through M Transistor is $i = \frac{v_d}{2} g_m$ which will act as an input current to the current mirror


which will try to mirror the current in the other branch.



& in the o/p node we have current

$$I = \frac{V_d g_m}{2} \cdot 2 \quad \left| \quad \begin{aligned} V_O &= I R_{out} \\ &= I \left(\frac{1}{G_{out}} \right) \\ &= I \left(\frac{1}{g_{m3} + g_{m4}} \right) \end{aligned} \right.$$

$$I = V_d g_m$$





$$R_{out} = \frac{1}{g_{m3} + g_{m4}}$$

$$\therefore \text{Differential Gain} = \frac{V_O}{V_{id}} = \frac{I / \left(\frac{1}{g_{m3} + g_{m4}} \right)}{V_{id}}$$


$$V_{id} = V_d \quad = \frac{V_d g_m / (g_{m3} + g_{m4})}{V_d}$$

$$\frac{V_o}{V_{id}} \approx \frac{g_m}{g_{m3} + g_{m4}}$$

→ The Current Generator in Diff pair can be transformed into one of the schemes we have seen in the previous lessons.



Simple
transistor
with constant
Gate voltage



Cascode stage

∴ as we can see we have multiple options to use as Current Generators.


$$\Rightarrow \frac{V_o}{V_{id}} = g_m \cdot R_o$$

$$R_o = \frac{1}{g_{m3} + g_{m4}}$$

→ Here we can see that the Differential gain is directly proportional to the R_o (output resistance) & g_m (gain of the transistor)


→ If we are capable of using large of resistance stage^{& high g_m} then we can achieve larger Differential Gain

C_m




Cascode current mirror

G_m




Cascode stage in Differential pair



→ let's apply intuitive analysis to the Topology

- Firstly the Trans conductance Transistors are M_1 & M_2



again at the o/p Node





$$\therefore \frac{V_o}{V_{id}} = \frac{\text{Differential}}{G_{m\text{diff}}} = \frac{g_m \cdot R_{out}}{g_m \cdot R_{out} \parallel (R_{out} \parallel R_{out_{CM}})}$$


→ PMOS implementation of Diffpair using Cascode stage



Telescopic Configuration



→ DC analysis of the
above Topology to analyze the saturation
points.




$$V_{ovin} = 2V_0 + V_T$$

which is high

This current mirror can
be implemented using
another configuration

→ Q what need to be done to reduce V_{ovin} ?


- Use
- (1) Folded cascode CM
 - 2) Highswing cascode CM
 - 3) Self Biased cascode



all the configurations we have studied earlier.

" V_{INCM} is always in conflict with V_{OMAX} "

Folded Cascode
Diff. Output



Folded Cascode
Single-ended Output
?



Q Folded cascode with single ended output ?

- 7 - 10

by

Revanth Reddy Pannala

EBIT, Unibo