


# Lecture-15

Vt standard

venerdì 26 marzo 2021 11:25



$$I_o = \frac{V_{GS1}}{R_2} = \frac{V_t + V_{OV1}}{R_2} = \frac{V_t + \sqrt{\frac{2I_{REF}}{\mu C_{ox} \left(\frac{W}{L}\right)_1}}}{R_2}$$

$$\frac{\partial I_o}{\partial I_{REF}} = \frac{1}{R_2} \cdot \sqrt{\frac{2}{\beta_1}} \cdot \frac{1}{2} \cdot \frac{1}{(V_{I_{REF}})} = \frac{1}{R_2 \beta_1 V_{O1}}$$




$$\sqrt{\frac{2 I_{REF}}{\beta_1}} = V_{O1} \Rightarrow \sqrt{I_{REF}} = \sqrt{\frac{\beta_1}{2}} \cdot V_{O1}$$

$$S_{I_o}^{I_{REF}} = \frac{\partial I_o}{\partial I_{REF}} \cdot \frac{I_{REF}}{I_o} = \frac{1}{R_2 \beta_1 V_{O1}} \cdot \frac{\beta_1 V_{O1}^2}{2} = \frac{\beta_1 V_{O1}}{2 R_2}$$

$$S_{I_o}^{I_{REF}} = \frac{1}{2} \cdot \frac{V_{O1}}{V_t + V_{O1}}$$


$$S_{V_{DD}}^{I_o} = \frac{\partial I_o}{\partial V_{DD}} \cdot \frac{V_{DD}}{I_o}$$

sensitivity is decreasing



widlar source

$$S_{V_{DD}}^{I_o} = S_{I_o}^{I_{REF}} \cdot S_{I_{REF}}^{V_{DD}}$$



$$I_{REF} = \frac{V_{DD} - V_{O1} - V_t - V_x}{R_1}$$


$$\frac{\partial I_{REF}}{\partial V_{DD}} \approx \frac{1}{R_1}$$

$$V_{DD} = I_{REF} \cdot R_1 + ( \dots )$$



$$\frac{V_{DD}}{I_{REF}} = R_1 + \left( \frac{\dots}{I_{REF}} \right) \approx R_1$$

$$S_{V_{DD}}^{I_{REF}} = \frac{\partial I_{REF}}{\partial V_{DD}} \cdot \frac{V_{DD}}{I_{REF}} \sim 1$$


Revanth Reddy  
Pannala  
EBIT, Unibo




S.S.C





2  $\uparrow$   $\uparrow$   $\uparrow$



$V_{th1} + V_{th2} > V_{O1}$






S.S.C





$$R_{in} = \frac{1}{g_{m1} + g_{m2}} \checkmark$$

$$R_o = \frac{1}{g_{m2}} \checkmark$$



$$R_o = \frac{1}{g_{o2}} \quad \checkmark$$




$$v_{in} \sim \frac{i_i}{g_m}$$

$$g_{m2} v_{in} = \frac{g_{m2} \cdot i_i}{g_{m1}}$$

$$A_i = \frac{g_{m2}}{g_{m1}} \sim 1$$


$$A_i = \frac{i_o}{i_i} \Big|_{v_i=0}$$



$$I_{R1} = I \cdot \frac{R_2}{R_1 + R_2}$$

$$I_{R2} = I \cdot \frac{R_1}{R_1 + R_2}$$

$$R_1 \gg R_2$$




(R)

$$I_{REF} = I_3 = I_1$$


$$I_o = I_4 = I_2$$

$$\left. \begin{array}{l} I_F \text{ M2 is SAT} \\ \frac{W}{L}_1 = \frac{W}{L}_2 \end{array} \right\} \Rightarrow I_2 \sim I_1 \Rightarrow I_o \sim I_{REF}$$



$$v_{G4} = v_{G1} = 0$$


(R)



$$v_{gs4} = v_{gs1} - v_{ds4}$$

$$v_{gs4} = -v_{ds4}$$



$$v_{ds4} = -v_{gs4}$$



$$R_{o,casc} = \frac{v_o}{i_o} = \frac{G_{T4}}{g_{o2} \cdot g_{o4}} \sim g_{m4} \cdot r_{o4} \cdot r_{o2}$$

S.S.C





$$V_{O_{MIN}}$$

Wrong Answer

$$[V_{DS_2} > V_{OV}]$$

$$V_{O_{MIN}} = V_{OV_2} + V_{OV_4}$$

$$V_{DS} = V_{GS} - V_T$$

$$V_{DS} = V_{GS}$$

$$V_{DS_2} = V_{OV_2}$$

$$V_{GS1} = V_T + V_{OV_4}$$

$$V_{GS3} = V_T + V_{OV_3}$$

$$\frac{W}{L_1} = \frac{W}{L_3} \Rightarrow V_{OV_2} = V_{OV_3}$$

$$I_1 = I_3$$


$$\frac{W}{L_1} = \frac{W}{L_2} = \frac{W}{L_3} \Rightarrow V_{OV_2} = V_{OV_3} = V_{OV_4}$$

$$V_{G4} = 2V_T + 2V_{OV_1}$$

$$V_{GS4} = V_T + V_{OV_4}$$

$$V_{DS_2} = V_T + V_{OV_2}$$

$$V_{O_{MIN}} = V_T + V_{OV} + V_{OV}$$




$$\frac{1}{R_{O_{CASC}}}$$

|               | CASCODE | CM |
|---------------|---------|----|
| $R_{OUT}$     | ☺       | ☹  |
| $V_{O_{MIN}}$ | ☹       | ☺  |

Revanth Reddy Pannala  
EBIT, Unibo

$V_t$  standard

\*\*\*



$$I_o = \frac{V_{GS1}}{R_2} = \frac{V_t + V_{OV1}}{R_2} = \frac{V_t + \sqrt{\frac{2I_{REF}}{\mu C_{ox} \left(\frac{W}{L}\right)_1}}}{R_2}$$

$$\frac{\partial I_o}{\partial I_{REF}} = \frac{1}{R_2} \cdot \sqrt{\frac{2}{\beta_1}} \cdot \frac{1}{2} \cdot \frac{1}{(V_{I_{REF}})} = \frac{1}{R_2 \beta_1 V_{O1}}$$

$$\sqrt{\frac{2I_{REF}}{\beta_1}} = V_{O1} \Rightarrow \sqrt{I_{REF}} = \sqrt{\frac{\beta_1}{2}} \cdot V_{O1}$$

$$S_{V_{DD}}^{I_o} = S_{I_{REF}}^{I_o} \cdot S_{V_{DD}}^{I_{REF}}$$

$$S_{I_{REF}}^{I_o} = \frac{\partial I_o}{\partial I_{REF}} \cdot \frac{I_{REF}}{I_o} = \frac{1}{R_2 \beta_1 V_{O1}} \cdot \frac{\beta_1 V_{O1}^2}{2} = \frac{\beta_1 V_{O1}}{2 R_2}$$

$$S_{I_{REF}}^{I_o} = \frac{1}{2} \cdot \frac{V_{O1}}{V_t + V_{O1}}$$

→ To find the sensitivity of the above circuit

i.e

$$S_{V_{DD}}^{I_o} = S_{I_{REF}}^{I_o} \cdot S_{V_{DD}}^{I_{REF}}$$

This term has been derived above and it's

equal to

$$S_{I_{REF}}^{I_o} = \frac{1}{2} \cdot \frac{V_{O1}}{V_t + V_{O1}}$$

→ now in order to find  $S_{V_{DD}}^{I_o}$ , we need to



find  $S_{V_{DD}}^{I_{REF}}$ : sensitivity  $I_{REF}$  w.r.to  $V_{DD}$   
Supply voltage

Now we will only look at left Branch of the circuit to find  $S_{V_{DD}}^{I_{REF}}$



→ let the voltage applied  
 b/w Drain & Gate of  $M_2$   
 be  $V_x$  which is equal to  
 $V_{GS2}$ .

$V_x = V_{GS2}$  which is assumed  
 to be constant



రెఫరెన్స్ రెగ్యులర్

∴ Equation for  $I_{REF}$  can be written as

$$I_{REF} = \frac{V_{DD} - V_{DS1}}{R_1}$$

$$V_{DS1} = V_{DG1} + V_{GS1}$$

$$\Rightarrow V_D - V_G + (V_G - V_S)$$



$$\Rightarrow V_D - V_G + V_G - V_S$$

$$V_{DG} = V_x, \quad V_{GS} = V_{OV1} + V_t$$

$$\therefore I_{REF} = \frac{V_{DD} - (V_x + V_{OV1} + V_t)}{R_1}$$

$$I_{REF} \Rightarrow \frac{V_{DD} - V_{OV1} - V_t - V_x}{R_1} \quad \text{--- (a)}$$

So, if we assume  $V_{OV1}$  to be very small and doesn't have great impact on  $V_{DD}$ .  
And  $V_t$  &  $V_x$  are independent of  $V_{DD}$ .

$\therefore$  we can say that

$$\frac{\partial I_{REF}}{\partial V_{DD}} \approx \frac{1}{R_1}$$

To compute  $S_{V_{DD}}^{I_{REF}} = \frac{V_{DD}}{I_{REF}} \frac{\partial I_{REF}}{\partial V_{DD}}$

we need to compute it.

we got this one

From (a)


$$V_{DD} = I_{REF} R_1 + V_{OV1} + V_t + V_x$$

$$\frac{V_{DD}}{I_{REF}} = R_1 + \left( \frac{V_{OV1} + V_t + V_x}{I_{REF}} \right) \approx R_1$$

If we suppose that these terms are negligible w.r.to voltage drop then we can approximate

$$\frac{V_{DD}}{I_{REF}} = R_1 \quad \therefore \frac{I_{REF}}{V_{DD}} = 1$$

### Sources Using $V_t$ Standards



Can reduce sensitivity by making  $I_O$  depend on voltages other than  $V_{DD}$ , e.g.,  $V_t$ .

$$I_O = \frac{V_{GS1}}{R_2} = \frac{V_t + V_{OV1}}{R_2} = \frac{V_t + \sqrt{\frac{2I_{REF}}{\mu C_{ox} \left(\frac{W}{L}\right)_1}}}{R_2}$$

If  $I_{REF}$  is small and  $(W/L)_1$  is sufficiently large  $V_{OV1} \ll V_t$ :

$$I_O \approx \frac{V_t}{R_2}$$

Therefore, this circuit is known as a *threshold-referenced bias circuit*.


$$\begin{aligned} S_{V_{DD}}^{I_O} &= S_{I_{REF}}^{I_O} \times S_{V_{DD}}^{I_{REF}} \\ &\approx \frac{I_{REF}}{I_O} \times \frac{\partial I_O}{\partial I_{REF}} \times \overset{\approx 1}{S_{V_{DD}}^{I_{REF}}} \\ &\approx \frac{1}{2} \frac{V_{OV1}}{V_t + V_{OV1}} \end{aligned}$$

For example, if  $V_t = 1$  V,  $V_{OV1} = 0.1$  V, and  $S_{V_{DD}}^{I_{REF}} \approx 1$


$$S_{V_{DD}}^{I_{OUT}} \approx \frac{0.1}{2(1.1)} \approx 0.045$$


→ It is also look at Current Generators  
in terms of small signal circuit parameters

let's look at common current generator circuit  $SSM$



→ And there no current flow between two Branches of the circuit because the link is connected to the Gate of  $M_2$  and the i/p impedance is very High






This also  
is zero  
 $\therefore V_{gs} = 0$

$\therefore$  In SSW the transconductance  
of  $M_2$  can also be neglected  
and the only term we have is  
the "intrinsic op conductance"  
of  $M_2$

$\therefore$  In SSW




The circuit  
is nothing  
but Resistance.



\*\*\*

The higher is the value of  $r_{o2}$   
it is that much Better.




and the slope of the  $I_D$  vs  $V_{DD}$  graph is  
low if the resistance is high.



## Current mirrors: Small signal analysis & Advanced schemes

\* let's discuss the evolution of the concept of Current Generator in the form of Current Mirroring

### Current Mirrors



$$\frac{I_O}{I_{Ref}} = \frac{\frac{1}{2}\mu C_{ox} \frac{W_2}{L_2} (V_{GS} - V_t)^2}{\frac{1}{2}\mu C_{ox} \frac{W_1}{L_1} (V_{GS} - V_t)^2} = \left(\frac{W_2}{L_2}\right) \left(\frac{L_1}{W_1}\right) = K$$

→ We can scale  $I_{Ref}$  by modifying the dimensions of the device.

The equation suggests that scaling either or both widths and lengths can be used for this purpose.

Q Is there any advantage in either approach?

→ Here  $M_1$  Transistor is always in saturation.  
because.  $V_{DS} = V_{GS}$

$$V_{DS} = \underbrace{V_{DG}} + V_{GS}$$

∴ Drain and Gate are shorted the value of

$$\boxed{V_{DG} = 0}$$

→  $M_2$  is assumed to be in Saturation in order to have <sup>Good</sup> insensitivity of the o/p current w.r.to the o/p voltage. which is the Goal we want to achieve.

\*\*\* Then we can take

$$\frac{I_O}{I_{Ref}} = \frac{\frac{1}{2}\mu C_{ox} \frac{W_2}{L_2} (V_{GS} - V_t)^2}{\frac{1}{2}\mu C_{ox} \frac{W_1}{L_1} (V_{GS} - V_t)^2} = \frac{\left(\frac{W_2}{L_2}\right)}{\left(\frac{W_1}{L_1}\right)} = K$$


current gain that we have b/w  $I_O$  &  $I_{Ref}$

(or) we can say o/p current  $I_O$  is an exact duplicate of i/p current  $I_{Ref}$ .



## Current Mirror Wish List

Ultimately, we want to use current mirrors to build current sources for biasing.



Ideally we want to

- Minimize the error in  $I_o$
- Minimize  $V_{o,min}$  (compliance voltage)
- Minimize  $C_o$
- Maximize  $R_o$

Minimum o/p voltage is related to overdrive voltage of  $M_2$  in this case.


Two kinds of error:

- Systematic
  - $V_{DS2} \neq V_{DS1}$
  - IR drop in source connection
- Random
  - Mismatch in threshold voltages
  - Mismatch in  $\beta = \mu C_{ox} W/L$

EK

8

All the qualities are represented in the Graph.



Because

$$I_o = \frac{1}{R_o} V_o$$



Why this Ideal behaviour characteristics are somehow problematic?



Ans First of all  $I_0$  is rigorous duplicate of  $I_{Ref}$  i

If  $V_{GS}$  of  $M_1$  &  $M_2$  are equal  
 Form factor is also equal &  
 $V_{DS}$  is also equal in some sense because

$$\frac{I_0}{I_{Ref}} = \frac{\frac{1}{2} \mu_n C_{ox} \frac{W_2}{L_2} (V_{GS} - V_t)^2 (1 + \lambda V_{DS2})}{\frac{1}{2} \mu_n C_{ox} \frac{W_1}{L_1} (V_{GS} - V_t)^2 (1 + \lambda V_{DS1})}$$

channel length Modulation

\*

Two kinds of error:

- Systematic
  - $V_{DS2} \neq V_{DS1}$
  - IR drop in source connection
- Random
  - Mismatch in threshold voltages
  - Mismatch in  $\beta = \mu C_{ox} W/L$

$V_t$


Doping ; Geometry<sup>etc</sup> may not be 100% same for both  $M_1$  &  $M_2$ .

$\therefore$  perfect mirroring behaviour may not occur.


\* B C D → power Devices  
 ↓  
 Bipolar CMOS

All these technologies can be manufactured on a chip and it is very expensive and quite Rare.

\*\* To perform Small signal Analysis of current Mirror.



The total SSN can be redrawn as



junction with internal resistance  $(R_S)$  which is supplying the input current  $(I_{in})$


we want  $R_S$  to be as high as possible for  $I_{in}$  to flow into  $R_{in_{cm}}$

we want  $(R_{out_{cm}})$  to be as high as possible so that total  $(I_{out})$  flows into  $(R_L)$



$$R_{in_{cm}} = \frac{1}{g_m + g_o}$$

which is very less as Required




$$R_{out_{cm}} = \frac{1}{g_{o2}}$$

Is sufficiently high.

$\therefore$  This Topology is okay, we can do better than this if we use cascode solution.

$$V_{in} \approx \frac{I_{in}}{g_{m1}}$$




$$A_i = \left. \frac{i_o}{i_i} \right|_{v_i=0} = \frac{g_{m2}}{g_{m1}} = 1$$


(if two Transistors are equal)

→ we will use Cascode Stage to Implement Current Generator.

కాస్కోడ్ కరెంట్ జనరేటర్



# "SSA of the above Circuit:




(R)  $I_{REF} = I_3 = I_1$   
 $I_0 = I_4 = I_2$

Very similar what we have done earlier in the class


$I_{M2}$  is SAT  $\left\{ \begin{array}{l} \frac{W}{L}_1 = \frac{W}{L}_2 \end{array} \right\} \rightarrow I_2 \sim I_1 \Rightarrow I_0 \sim I_{REF}$

(S.S.C) (L)




$v_{GS4} = v_{GS1} = 0$

(R)




$v_{GS4} = v_{GS1} - v_{DS4}$   
 $v_{GS4} = -v_{DS4}$   
 $v_{DS4} = -v_{GS4}$




$R_o = \frac{v_o}{i_o} = \frac{G_{M4}}{g_{o2} \cdot g_{o4}} \sim g_{m4} \cdot v_{o4} \cdot v_{o2}$

$R_o = \frac{R_o}{R_o \text{ case}}$



large signal analysis to find out whether the transistors are

all transistors in saturation



$$V_{O_{MIN}}$$

Wrong Answer

$$V_{DS2} > V_{OV}$$

$$V_{O_{MIN}} = V_{OV2} + V_{OV4}$$

$$V_{DS} = V_{GS} - V_T$$

$$V_{DS} = V_{GS}$$

$$V_{DS2} = V_{OV2}$$

$$V_{GS1} = V_T + V_{OV4}$$

$$V_{GS} = V_T + V_{OV3}$$

$$\frac{W}{L}_1 = \frac{W}{L}_3 \Rightarrow V_{OV1} = V_{OV3}$$

$$I_1 = I_3$$


$$\frac{W}{L}_1 = \frac{W}{L}_2 = \frac{W}{L}_1 \Rightarrow V_{OV2} = V_{OV3} = V_{OV4}$$

$$V_{G4} = 2V_T + 2V_{OV1}$$

$$V_{GS4} = V_T + V_{OV4}$$

$$V_{DS2} = V_T + V_{OV2}$$

$$V_{O_{MIN}} = V_T + V_{OV} + V_{OV}$$



|               | CASCODE | CM  |
|---------------|---------|-----|
| $R_{O_{PT}}$  | 😊 ✓     | 😞 ✗ |
| $V_{O_{MIN}}$ | 😞 ✗     | 😊 ✓ |

⇒ Q What is the minimum output voltage  $V_{O_{MIN}}$  which allows all the 4 Transistors to be in saturation?

$$V_{O_{MIN}}$$

Wrong Answer

Wrong Answer

$$[V_{DS_2} > V_{OV}]$$

$$V_{DS_2} = V_{OV_2}$$

~~$$V_{O_{MIN}} = V_{OV_2} + V_{OV_4}$$~~

By

Revanth Reddy Pannala  
EBIT, Unibo