

# CSE 331

## HW3

Burak Kocausta

1901042605

### Content

---

#### 1- Important Note for Running Test Benches

#### 2- Design Explanation and Views

- General View of the Processor
- Controller
- ALU
- Registers
- Memory(s)

#### 3- Verilog Modules and Assembler

- RTL View and Explanations
- Assembler (Mips assembly code to Machine Code)

#### 4- Test Bench: Test results

- Sub Module Tests
- Simple Tests for All Instructions Separately
- 7 Assembly Program Test

### Important Note

---

- After restoring the project using QAR file, if test benches are wanted to be run, after opening the modelsim, please add the initialization files from initialization\_file directory that I provided to "/simulation/modelsim" directory. If this is not done, modelsim cannot find the initialization files.

### Testing with Mips Assembly Language:

- If instructions are given as mips assembly language, inside assembler.py input and output file names are commented out, entering the file names

there will be enough. Please put the output file to the “/simulation/modelsim” directory after modelsim is run.

Inside assembler.py

```
# test for spec1
input_file = open("spec1.asm", "r")
output_file = open("instruction_init_spec1.mem", "w")
```

Inside test bench

```
// initialize instruction memory from mem file
$readmemb("instruction_init_spec1.mem", processor.inst_mem.memory);
```

More detail for the assembler is in the assembler part.

### Testing with Machine Codes:


- For testing other than the test benches that I provided, if instructions are given as machine codes, after opening QAR, please provide .mem file in the simulation/modelsim directory. Example .mem file formats are inside initialization\_file directory.

Sample instruction memory initialization usage:

```
// initialize instruction memory from mem file
$readmemb("instruction_init_tb1.mem", processor.inst_mem.memory);
```

### Memory Outputs:

- After running test benches; data\_memory, instruction\_memory, registers are outputted as data\_memory.txt, instruction\_memory.txt and registers.txt in the /simulation/modelsim directory.




With this way, last situation of the memories can be observed.


## Design Explanation and Views

### 1- General View of the Processor


(all)



Looking closer




- Instruction Memory is initialized by given .mem file. All instructions are read from the instruction memory. It is not read only memory but, in the processor, I used it as read only.
- Control unit is the only controller in my design. In the lectures, there is an alu controller, but I removed it with giving function and opcode fields of the instruction to the main control. I explained it in detail in the control part.




Controller generates these signals, on the right. Each signals meaning are:


- aluOp: Alu operation to control alu.
- aluSrc: alu source, determines if alu input is immediate or rt value.
- branchNot, branch: As the name suggests, these are generated for beq, and bne instructions.
- jumpAndLink: generated for jal instruction.
- jumpReg, jump: generated for jr, j instructions.
- loadImm: generated for li instruction.
- memRead: It controls the memory for reading.
- memToReg: It controls the write back signal.
- memWrite: Controls the memory for writing to it.
- regDst: Controls if instruction is r type or not.
- regWrite: Controls register writing.




- Alu takes a, b 16 bit inputs. Also, it gets aluOp to determine which operation is done. Then 16 bit output, and zero output. Zero output is used for branch operations to compute next program counter value. Alu has shift amount input also for shift operations.



- Processor has data memory. It takes memRead signal, this signal is true when data is read from memory. memWrite is true when data is written to the memory. 16 bit address must be provided, when one of these operation is performed to the memory.



- Registers, have read\_reg1, read\_reg2 4 bit inputs, to determine which register is read. It has 16 register inside. Each of them is 16 bit. When data is wanted to written to register, regWrite must be true, and 16 bit data, also write register 4 bit must be provided.





- 10 bit program counter must be in the processor to determine next instructions address. It has several conditions which is affected by branch, and jump instructions. To get the next address  $pc+1$  is used. Incrementing by 1 is enough to get next instruction. Jump instructions immediate field is directly assigned to the program counter. Branch instructions are  $pc+1+(imm)$ .

There are some important wires, and multiplexers in the processor.

- write\_back: It is important because it is used for register write. To determine write\_back value multiplexer is needed. It will be read\_data memory if memToReg is true because memory is read, and data will be stored to the register. It can be immediate field, when load immediate instruction is the current instruction. If jump and link instruction is the current instruction, then the next address must be stored to the register 15, so if jal signal is true write back will be that data. If none of them is true, then alu result is the write back. Of course register signal must be true, to store it in the register also.
- next\_pc: It is another important signal because determines the next instruction. It is affected from branch and jump operations. If jump or jump and link signals are true, it directly sets the next instruction to the given jump address. If it is jump register, then directly sets to the given registers data. If none of them are true, then it is pc+1.
- write\_reg: It holds the 4 bit data for which registers is used for writing. Initially it is determined according to the instructions type(r type or not). Then jump and link signal is checked, if jump and link is true 15<sup>th</sup> register will be used.

## 2- Controller





- Controller rtl looks complicated, but it simply generates all the signals according to the 6 bit opcode, and function field. Initially it determines, if given instruction is r type or not. If it is r type then, checks for the function field, and determines all the result signals according to that. If instruction is not r type then it is easier, just determine the signals with looking opcode.
- All of the output signals can be generated just by looking opcode, and function field, these signals determines how the processor performs completely.
- Here are the tables for each instructions generated signals.

r-types: results determined according to the func(6 bits)

	add	sub	and	or	slt	sll	srl	jr	mult
branch	0	0	0	0	0	0	0	0	0
branchNot	0	0	0	0	0	0	0	0	0
loadImm	0	0	0	0	0	0	0	0	0
jumpReg	0	0	0	0	0	0	0	1	0
aluSrc	0	0	0	0	0	0	0	0	0
Jump	0	0	0	0	0	0	0	0	0
memRead	0	0	0	0	0	0	0	0	0
memToReg	0	0	0	0	0	0	0	0	0
regWrite	1	1	1	1	1	1	1	0	1
memWrite	0	0	0	0	0	0	0	0	0
regDst	1	1	1	1	1	1	1	1	1
jumpAndLink	0	0	0	0	0	0	0	0	0
aluOp	010	110	000	001	111	100	101	x	011


## Some similar Immediate Types:

	addi	li	andi	ori	slti
branch	0	0	0	0	0
branchNot	0	0	0	0	0
loadImm	0	1	0	0	0
jumpReg	0	0	0	0	0
aluSrc	1	0	1	1	1
Jump	0	0	0	0	0
memRead	0	0	0	0	0
memToReg	0	0	0	0	0
regWrite	1	1	1	1	1
memWrite	0	0	0	0	0
regDst	0	0	0	0	0
jumpAndLink	0	0	0	0	0
aluOp	010	x	000	001	111

## Other instructions

	j	jal	beq	bne	lw	sw
branch	0	0	1	1	0	0
branchNot	0	0	0	0	0	0
loadImm	0	0	0	0	0	0
jumpReg	0	0	0	0	0	0
aluSrc	0	0	0	0	1	1
Jump	1	0	0	0	0	0
memRead	0	0	0	0	1	0
memToReg	0	0	0	0	1	0
regWrite	0	1	0	0	1	0
memWrite	0	0	0	0	0	1
regDst	0	0	0	0	0	0
jumpAndLink	0	1	0	0	0	0
aluOp	x	x	110	110	010	010

## 3- ALU




- ALU does all the operations, according to the aluop signals, and generates zero, and output signal. Multiplexers are needed to determine the output result. All results are calculated in parallel. Shift amount input is needed because I decide to do shifting in alu. Shift operations have their own aluOp, therefore shamt input is enough.

Here is the 3 bit aluOp input value for each r type instruction:

and	000
or	001
add	010
sub	110
slt	111
mult	011
sll	100
srl	101



#### 4- Registers



- I used register file to implement the registers, it holds 16 16 bit register inside, and it is used for read, write operations as explained in the general overview part. 0 register is initialized to 0.

## 5- Memory(s)


### a- Instruction Memory




- Instruction memory holds 1024 32 bit instructions, it can be used to write instruction but I used as it is read only memory. I initialized the

instruction memory using .mem files while testing. These files include 32 bit machine codes which are instructions.

## b- Data Memory





- Data memory can hold  $2^{16}$  16 bit data inside. It can be both reading and writing operation done to the data memory.

## Verilog Modules and Assembler

---

### 1- Verilog Modules

#### Hierarchy

```

single_cycle_mips
  alu:alu
  data_memory:data_mem
  instruction_memory:inst_mem
  control:main_control
  registers:regs

```

#### Files

Files	
Registers.v	single_cycle_mips_tb1.v
control.v	single_cycle_mips_tb2.v
single_cycle_mips.v	single_cycle_mips_tb3.v
single_cycle_mips_tb.v	single_cycle_mips_tb4.v
control_tb.v	add_tb.v
alu.v	sub_tb.v
alu_tb.v	addi_tb.v
registers_tb.v	lw_tb.v
data_memory.v	sw_tb.v
data_memory_tb.v	beq_tb.v
instruction_memory.v	bne_tb.v
instruction_memory_tb.v	slt_tb.v
single_cycle_mips_spec1tb.v	slti_tb.v
single_cycle_mips_spec2tb.v	j_tb.v
	jr_tb.v
	jal_tb.v
	and_tb.v
	or_tb.v
	andi_tb.v
	ori_tb.v
	sll_tb.v
	srl_tb.v

Each module is on different Verilog file from each other, all of the test benches are tested and screenshots and explanations are on the test bench section.

## 2- Assembler

- I write a simple assembler in Python to convert assembly codes to machine code. It generates .mem file which can be used as an initialization file for instruction memory.
- This assembler tokenizes a simple assembly code line by line.

### sample .asm file (spec1.asm)

```
1 li $3, 15
2 li $2, 256
3 sw $3, 100($2)
4 lw $1, 100($2)
5 addi $1, $1, 4
6 sw $1, 100($2)|
```

run the assembler

```
burak@LAPTOP-7FLC20AS:/mnt/c/Users/burak_kocausta/Desktop/cse331/homework/hw3/assembler_src$ python assembler.py
['li', '3', '15']
['li', '2', '256']
['sw', '3', '100(2)']
['lw', '1', '100(2)']
['addi', '1', '1', '4']
['sw', '1', '100(2)']
```



## output file (instruction\_init\_spec1.mem)



```
1 0011110000001100000000000000111100
2 00111100000010000000010000000000
3 101011001000110000000000110010000
4 100011001000010000000000110010000
5 00100000010001000000000000000010000
6 101011001000010000000000000000110010000
7
```

## Test Bench


### 1- Sub Module Test

- control\_tb
  - Test bench for the controller. Inputs are function and opcode field, all other signals generated according to these two.







- alu\_tb
  - This test bench tests all alu operations. Inputs are a, b, aluOp, shamrt.



- registers\_tb
  - Testing register write, and read



- data\_memory\_tb
  - Testing memory write, and read



- instruction\_memory\_tb
  - Testing instruction initialization, all instructions in the mem file are loaded after run.

```

initial begin
    $readmemb("instruction_init.mem", inst.memory);
    // test initialization
    #50

    // write to output file
    $writememb("instructions.txt", inst.memory);
    $stop;
end
endmodule

```

## Output of memory:

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/instruction_memory_tb/inst/memory
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 00111100000010000000000000110000
5 00111100000010000000000000111100
6 0000000010010001100010000000000
7 00000000100001010000001000100000
8 0000000010010010100001010100000
9 00111100000110000000000000000000
10 001000000100010000000000000000100
11 000100010101100000000000000000100
12 000010000000011000000000000000000
13 101011000110001000000000000000000
14 100011000110110000000000000000000
15 0000000110010001110001000000000
16 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
20 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
21 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
22 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
23 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
```

## 2- Simple Tests For All Instructions Separately

!!!For every instruction assembly code is written, then they are generated to the machine code using assembler, after that that machine code is used as instruction initialization file in the test bench. Results waveform, display, registers, data memory(if needed).

- add\_tb
  - li, add instructions are used, register 1, 2 has the data, then add them to register 3.

assembly code

```
C:\> Users > burak kocausta > Desktop > cse331 > hom
1    li $1, 10
2    li $2, 20
3    add $3, $1, $2
```

generated machine code

```
:> Users > burak kocausta > Desktop > cse331 > hom
1 0011110000000100000000000000101000
2 00111100000010000000000000001010000
3 000000001001000110000100000000000
4 |
```

## Results

## Registers


```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/add_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 000000000001010
6 0000000000010100
7 0000000000011110
8 XXXXXXXXXXXXXXXXXX
9 XXXXXXXXXXXXXXXXXX
10 XXXXXXXXXXXXXXXXXX
11 XXXXXXXXXXXXXXXXXX
12 XXXXXXXXXXXXXXXXXX
13 XXXXXXXXXXXXXXXXXX
14 XXXXXXXXXXXXXXXXXX
15 XXXXXXXXXXXXXXXXXX
16 XXXXXXXXXXXXXXXXXX
17 XXXXXXXXXXXXXXXXXX
18 XXXXXXXXXXXXXXXXXX
19 XXXXXXXXXXXXXXXXXX

```

- register 3 has the addition result, 1 and 2 have the initialized values.

## Waveform



- During li loadImm signal is 1, also regWrite is 1 to write the result to the register. For the add signal regDst must be 1 because it is r-type.  
write\_back signal is the alu\_res.

## Display

```
# clock = 0
# PC= 0000000000
# instruction = 0011110000000100000000000000101000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxxx
# write_back = 0000000000001010
# ----
#
# clock = 1
# PC= 0000000001
# instruction = 00111100000001000000000000001010000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxxx
# write_back = 00000000000010100
# ----
#
# clock = 1
# PC= 00000000010
# instruction = 000000000100100011000010000000000
# opcode = 000000
# RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000001010
# alu_b = 00000000000010100
# alu_res = 00000000000011110
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0001, read_reg2 = 0010, write_reg = 0011
# read_datal = 0000000000001010
# read_data2 = 00000000000010100
# write_back = 00000000000011110
# ----
#
```

- **sub\_tb**

- li is used for filling registers, sub result is saved to the register 3.

assembly

machine code


	C:\ > Users > burak kocausta > Desktop > cse331 > hom
1	001111000000010000000000001111000
2	00111100000010000000000000101000
3	00000000010010001100001000100000
4	

## Results

### Registers

	Registers	Data Memory	Memory
1	// memory data file (do not edit the following line - required for mem load use)		
2	// instance=/sub_tb/processor/regs/registers		
3	// format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress		
4	0000000000000000		
5	000000000011110		
6	000000000001010		
7	0000000000010100		
8	XXXXXXXXXXXXXX		
9	XXXXXXXXXXXXXX		
10	XXXXXXXXXXXXXX		
11	XXXXXXXXXXXXXX		
12	XXXXXXXXXXXXXX		
13	XXXXXXXXXXXXXX		
14	XXXXXXXXXXXXXX		
15	XXXXXXXXXXXXXX		
16	XXXXXXXXXXXXXX		
17	XXXXXXXXXXXXXX		
18	XXXXXXXXXXXXXX		
19	XXXXXXXXXXXXXX		

### Waveform



/sub_tb/processor/dk	St0					
/sub_tb/processor/pc	00000000010	0000000001	00000000010			
/sub_tb/processor/regWrite	St1					
/sub_tb/processor/regDst	St1					
/sub_tb/processor/aluSrc	St0					
/sub_tb/processor/loadImm	St0					
/sub_tb/processor/alu_zero	St0					
/sub_tb/processor/instruction	0000000001001...	0011110000010000000000000000101000	00000000010010001100001000000000			
/sub_tb/processor/aluOp	I10					
/sub_tb/processor/write_reg	0011	0010	0011			
/sub_tb/processor/read_reg1	0001	0000	0001			
/sub_tb/processor/read_reg2	0010	0010				
/sub_tb/processor/alu_res	0000000000010100		0000000000010100			
/sub_tb/processor/alu_b	0000000000010100		0000000000010100			
/sub_tb/processor/alu_a	0000000000011110	0000000000000000	0000000000011110			
/sub_tb/processor/write_back	0000000000010100	0000000000010100	0000000000010100			
/sub_tb/processor/read_data1	0000000000011110	0000000000000000	0000000000011110			
/sub_tb/processor/read_data2	0000000000010100	0000000000010100	0000000000010100			
/sub_tb/processor/next_pc	0000000011	000000010	000000011			
/sub_tb/processor/opcode	000000	001111	000000			
/sub_tb/processor/func	100010	000010	100010			

- li during li operation loadImm is 1. And write\_back is alu\_res because sub is an r-type. ALU inputs are taken from register reads.

## Display

```

# clock = 0
# PC= 0000000000
# instruction = 00111100000001000000000000001111000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = 0000000000000000
# write_back = 000000000000011110
# ----

#
# clock = 1
# PC= 0000000001
# instruction = 0011110000001000000000000000101000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_data1 = 0000000000000000
# read_data2 = 0000000000000000
# write_back = 000000000000010100
# ----

```

```

# clock = 1
# PC= 00000000010
# instruction = 00000000010010001100001000100000
# opcode = 000000
# RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 00000000000011110
# alu_b = 00000000000001010
# alu_res = 00000000000010100
# alu_zero = 0
# alu_op = 110
# read_reg1 = 0001, read_reg2 = 0010, write_reg = 0011
# read_datal = 00000000000011110
# read_data2 = 00000000000001010
# write_back = 00000000000010100
# ----

```

- addi\_tb
  - li is used for filling register 1, then value on the register 1 is used for addition with 30.

The screenshot shows a terminal window with two columns of text. The left column contains assembly code, and the right column contains its binary representation. The assembly code consists of two lines:

```

1  li $1, 10
2  addi $2, $1, 30

```

The binary representation shows four fields per line:

```

1  0011110000000100000000000000101000
2  00100000010010000000000000001111000
3

```

## Results

### Registers

The screenshot shows a terminal window displaying a memory dump. The output is a series of 19 lines, each containing a number from 1 to 19 followed by a sequence of 'xxxxxx' characters. Line 19 is highlighted with a blue background and an orange vertical bar on the right.

```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/addi_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000001010
6 0000000000101000
7 xxxxxxxxxxxxxxxx
8 xxxxxxxxxxxxxxxx
9 xxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxx

```

## Waveform

/addi_tb/processor/clk	St0			
+ /addi_tb/processor/pc	0000000001	0000000000	0000000001	
/ /addi_tb/processor/regWrite				
/ /addi_tb/processor/regDst	St1			
/ /addi_tb/processor/aluSrc	St0			
/ /addi_tb/processor/loadImm	St1			
/ /addi_tb/processor/alu_zero	St0			
/ /addi_tb/processor/instruction	0010000001001...	0011110000000010000000000000101000	00100000010010000000000000001111000	
/ /addi_tb/processor/aluOp	010	010		
/ /addi_tb/processor/write_reg	0010	0001	0010	
/ /addi_tb/processor/read_reg1	0001	0000	0001	
/ /addi_tb/processor/read_reg2	0010	0001	0010	
/ /addi_tb/processor/alu_res	0000000000101000		0000000000101000	
/ /addi_tb/processor/alu_b	0000000000001110		0000000000001110	
/ /addi_tb/processor/alu_a	00000000000001010	0000000000000000	00000000000001010	
/ /addi_tb/processor/write_back	0000000000101000	0000000000001010	000000000000101000	
/ /addi_tb/processor/read_data1	00000000001010	0000000000000000	0000000000001010	
/ /addi_tb/processor/read_data2	xxxxxx			
/ /addi_tb/processor/immediate	0000000000001110	0000000000001010	0000000000001110	
/ /addi_tb/processor/next_pc	0000000010	0000000001	0000000010	
/ /addi_tb/processor/opcode	001000	001111	001000	
/ /addi_tb/processor/func	000111	000010	000111	

- for addi, aluop is same with add operation, but regDst is 0 because addi is not an r-type instruction.

## Display

```

# clock = 0
# PC= 0000000000
# instruction = 0011110000000100000000000000101000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 00000000000001010
# ----

# clock = 1
# PC= 0000000001
# instruction = 00100000010010000000000000001111000
# opcode = 001000
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 0000000000001010
# alu_b = 00000000000011110
# alu_res = 00000000000101000
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0001, read_reg2 = 0010, write_reg = 0010
# read_data1 = 0000000000001010
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 000000000000101000
# ----

```

- **lw\_tb**
- To test load word, sw is used because data must be saved to memory to read. It is a simple test for start, it reads the same location which is written by sw.

<pre> 1 li \$1, 12 2 sw \$1, 4(\$0) 3 lw \$2, 4(\$0) </pre>	<pre> 1 001111000000010000000000000110000 2 10101100000001000000000000010000 3 10001100000010000000000000010000 </pre>
---	--

## Results

### Memory

memory after sw

```


1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/lw_tb/processor/data_mem/memory
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 xxxxxxxxxxxxxxxxxx
5 xxxxxxxxxxxxxxxxxx
6 xxxxxxxxxxxxxxxxxx
7 xxxxxxxxxxxxxxxxxx
8 000000000001100
9 xxxxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxxxx
20 xxxxxxxxxxxxxxxxxx
21 xxxxxxxxxxxxxxxxxx
22 xxxxxxxxxxxxxxxxxx
23 xxxxxxxxxxxxxxxxxx
24 xxxxxxxxxxxxxxxxxx
25 xxxxxxxxxxxxxxxxxx
26 xxxxxxxxxxxxxxxxxx
27 xxxxxxxxxxxxxxxxxx
28 xxxxxxxxxxxxxxxxxx
29 xxxxxxxxxxxxxxxxxx
30 xxxxxxxxxxxxxxxxxx

```

## Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/lw_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 000000000001100
6 000000000001100
7 XXXXXXXXXXXXXXXXXX
8 XXXXXXXXXXXXXXXXXX
9 XXXXXXXXXXXXXXXXXX
10 XXXXXXXXXXXXXXXXXX
11 XXXXXXXXXXXXXXXXXX
12 XXXXXXXXXXXXXXXXXX
13 XXXXXXXXXXXXXXXXXX
14 XXXXXXXXXXXXXXXXXX
15 XXXXXXXXXXXXXXXXXX
16 XXXXXXXXXXXXXXXXXX
17 XXXXXXXXXXXXXXXXXX
18 XXXXXXXXXXXXXXXXXX
19 XXXXXXXXXXXXXXXXXX
20 XXXXXXXXXXXXXXXXXX
```

## Waveform



- During lw memRead, regWrite, memToReg signals are 1. During sw memWrite is 1 as expected. I forgot to add memWrite to the waveform but it can be seen on the display(2<sup>nd</sup> screenshot). I added the memWrite signal on the sw instruction test below for the waveform also.

## Display

```

# clock = 0
# PC= 0000000000
# instruction = 0011110000000100000000000000110000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 00000000000001100
# read_data_mem = xxxxxxxxxxxxxxxx
# write_data_mem = xxxxxxxxxxxxxxxx
# address = xxxxxxxxxxxxxxxx
# memRead = 0, memWrite = 0
# ----

#
# clock = 1
# PC= 0000000001
# instruction = 10101100000001000000000000000010000
# opcode = 101011
# RegDst = 0, RegWrite = 0, MemWrite = 1, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 0000000000000000
# alu_b = 0000000000000100
# alu_res = 0000000000000100
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_datal = 0000000000000000
# read_data2 = 00000000000001100
# write_back = 0000000000000100
# read_data_mem = xxxxxxxxxxxxxxxx
# write_data_mem = 00000000000001100
# address = 0000000000000100
# memRead = 0, memWrite = 1
# ----

```

```

# clock = 1
# PC= 0000000010
# instruction = 10001100000010000000000000000010000
# opcode = 100011
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 1, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 0000000000000000
# alu_b = 0000000000000100
# alu_res = 0000000000000100
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 0000000000001100
# read_data_mem = 0000000000000100
# write_data_mem = xxxxxxxxxxxxxxxx
# address = 000000000000100
# memRead = 1, memWrite = 0
# -----

```

- **sw\_tb**

- sw test, it uses 10 as an offset.

GDB > break \$tbreak	
1	li \$1, 10
2	li \$2, 15
3	sw \$1, 10(\$2)
1	0011110000000100000000000000101000
2	0011110000001000000000000000111100
3	1010110010000100000000000000101000

## Results

### Memory

(10+15 = 25) (it is on the 29<sup>th</sup> line because first memory cell is on the 4<sup>th</sup> line in the memory output txt file.


20	xxxxxxxxxxxxxxxxxx
21	xxxxxxxxxxxxxxxxxx
22	xxxxxxxxxxxxxxxxxx
23	xxxxxxxxxxxxxxxxxx
24	xxxxxxxxxxxxxxxxxx
25	xxxxxxxxxxxxxxxxxx
26	xxxxxxxxxxxxxxxxxx
27	xxxxxxxxxxxxxxxxxx
28	xxxxxxxxxxxxxxxxxx
29	0000000000001010
30	xxxxxxxxxxxxxxxxxx
31	xxxxxxxxxxxxxxxxxx
32	xxxxxxxxxxxxxxxxxx
33	xxxxxxxxxxxxxxxxxx
34	xxxxxxxxxxxxxxxxxx
35	xxxxxxxxxxxxxxxxxx
36	xxxxxxxxxxxxxxxxxx
37	xxxxxxxxxxxxxxxxxx
38	xxxxxxxxxxxxxxxxxx
39	xxxxxxxxxxxxxxxxxx

(29 – 4 = 25) 25<sup>th</sup> cell

## Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/sw_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000001010
6 0000000000001111
7 xxxxxxxxxxxxxxxx
8 xxxxxxxxxxxxxxxx
9 xxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxx
20
```

## Waveform



- memWrite is 1 for the store word instruction.

## Display

```
* clock = 0
* PC= 0000000000
* instruction = 0011110000000100000000000000101000
* opcode = 001111
* RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
* branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
* alu_a = 0000000000000000
* alu_b = xxxxxxxxxxxxxxxx
* alu_res = xxxxxxxxxxxxxxxx
* alu_zero = x
* alu_op = 010
* read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
* read_data1 = 0000000000000000
* read_data2 = xxxxxxxxxxxxxxxx
* write_back = 0000000000001010
* read_data_mem = xxxxxxxxxxxxxxxx
* write_data_mem = xxxxxxxxxxxxxxxx
* address = xxxxxxxxxxxxxxxx
* memRead = 0, memWrite = 0
* -----
```

```

# clock = 1
# PC= 0000000001
# instruction = 0011110000001000000000000000111100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = XXXXXXXXXXXXXXXXXX
# alu_res = XXXXXXXXXXXXXXXXXX
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_datal = 0000000000000000
# read_data2 = XXXXXXXXXXXXXXXXXX
# write_back = 0000000000001111
# read_data_mem = XXXXXXXXXXXXXXXXXX
# write_data_mem = XXXXXXXXXXXXXXXXXX
# address = XXXXXXXXXXXXXXXXXX
# memRead = 0, memWrite = 0
# ----

# clock = 1
# PC= 0000000010
# instruction = 1010110010000100000000000000101000
# opcode = 101011
# RegDst = 0, RegWrite = 0, MemWrite = 1, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 0000000000001111
# alu_b = 0000000000001010
# alu_res = 00000000000011001
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0010, read_reg2 = 0001, write_reg = 0001
# read_datal = 0000000000001111
# read_data2 = 0000000000001010
# write_back = 00000000000011001
# read_data_mem = XXXXXXXXXXXXXXXXXX
# write_data_mem = 0000000000001010
# address = 00000000000011001
# memRead = 0, memWrite = 1
# ----

```

- **beq\_tb**

- Values are equal, so only 6<sup>th</sup> line must be executed. \$5 must be filled.

```

C: > Users > burak kocausta > Desktop > cse331 > home
.. > Users > burak kocausta > Desktop > cse331 > home
1 li $1, 10
2 li $2, 10
3 beq $1, $2, 2
4 add $3, $1, $2
5 sub $4, $1, $2
6 addi $5, $1, 10
7


```

## Results

### Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/beq_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 000000000001010
6 000000000001010
7 xxxxxxxxxxxxxxxxx
8 xxxxxxxxxxxxxxxxx
9 0000000000010100
10 xxxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxxx
20
```

### Waveform



- Observing the change on program counter means branching is successful, also branch address can be observed. Also branch signal is 1 when beq instruction comes. It goes to and gate with alu\_zero if result is 1 branch will be done.

## Display

```
# clock = 0
# PC= 0000000000
# instruction = 0011110000000100000000000000101000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 0000000000001010
# branch address = 0000001011
# ----

# clock = 1
# PC= 0000000001
# instruction = 0011110000001000000000000000101000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 0000000000001010
# branch address = 0000001100
# ----

# clock = 1
# PC= 00000000010
# instruction = 000100000100100000000000000000001000
# opcode = 000100
# RegDst = 0, RegWrite = 0, MemWrite = 0, memToReg = 0, branch = 1
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 00000000000001010
# alu_b = 0000000000001010
# alu_res = 0000000000000000
# alu_zero = 1
# alu_op = 110
# read_reg1 = 0001, read_reg2 = 0010, write_reg = 0010
# read_datal = 00000000000001010
# read_data2 = 00000000000001010
# write_back = 0000000000000000
# branch address = 0000000101
# ----
```

```

# clock = 1
# PC= 0000000101
# instruction = 0010000001010100000000000000101000
# opcode = 001000
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 00000000000001010
# alu_b = 00000000000001010
# alu_res = 00000000000010100
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0001, read_reg2 = 0101, write_reg = 0101
# read_datal = 0000000000001010
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 00000000000010100
# branch address = 0000010000
# -----

```

- **bne\_tb**
  - It is very similar test like `beq_tb`.

.. > Users > burak kocausta > L	C. > Users > burak kocausta > Desktop > CSE551 > home
1 li \$1, 10	1 0011110000000100000000000000101000
2 li \$2, 12	2 0011110000001000000000000000110000
3 bne \$1, \$2, 2	3 000101000100100000000000000000001000
4 add \$3, \$1, \$2	4 00000000010010001100001000000000
5 sub \$4, \$1, \$2	5 00000000010010010000001000100000
6 addi \$5, \$1, 10	6 00100000010101000000000000000000101000
	7

## Results


## Registers

```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/bne_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 000000000001010
6 000000000001100
7 xxxxxxxxxxxxxxxx
8 xxxxxxxxxxxxxxxx
9 0000000000010100
10 xxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxx

```

## Waveform



- In this case branchNot signal is 1. Program counter is setted to the branch addr calculation.

## Display

```
# clock = 0
# PC= 0000000000
# instruction = 0011110000000100000000000000101000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxxx
# write_back = 0000000000001010
# branch address = 0000001011
# ----
```

```

# clock = 1
# PC= 0000000001
# instruction = 001111000000100000000000000000110000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxxx
# write_back = 000000000000001100
# branch address = 0000001110
# ----

# clock = 1
# PC= 0000000010
# instruction = 000101000100100000000000000000001000
# opcode = 000101
# RegDst = 0, RegWrite = 0, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 1, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000001010
# alu_b = 0000000000001100
# alu_res = 1111111111111110
# alu_zero = 0
# alu_op = 110
# read_reg1 = 0001, read_reg2 = 0010, write_reg = 0010
# read_data1 = 0000000000001010
# read_data2 = 0000000000001100
# write_back = 1111111111111110
# branch address = 0000000101
# ----

# clock = 1
# PC= 0000000101
# instruction = 00100000010101000000000000000000101000
# opcode = 001000
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 0000000000001010
# alu_b = 0000000000001010
# alu_res = 00000000000010100
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0001, read_reg2 = 0101, write_reg = 0101
# read_data1 = 0000000000001010
# read_data2 = xxxxxxxxxxxxxxxxxx
# write_back = 00000000000010100
# branch address = 0000010000
# ----

```

- `slt_tb`
- set on less than instruction to compare  $10 < 20$  and  $20 < 10$ .

```
..> Users > burak kocausta > Desktop > cse551 > homeworks > s
1 li $1, 10
2 li $2, 20
3 slt $3, $1, $2
4 slt $4, $2, $1
5
```


1	0011110000000100000000000000101000
2	0011110000001000000000000000101000
3	00000000010010001100001010100000
4	00000000100001010000001010100000
5	

## Results

### Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/slt_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000001010
6 00000000000010100
7 0000000000000001
8 0000000000000000
9 xxxxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxxxx
```

### Waveform



- slt is an r-type instruction so regDst must be 1. ALU inputs are read from registers, and result is determined with write\_back signal.

## Display

```

#
# clock = 0
# PC= 0000000000
# instruction = 0011110000000100000000000000101000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 000000000000001010
# ----

#
# clock = 1
# PC= 0000000001
# instruction = 00111100000010000000000000001010000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 00000000000010100
# ----

#
# clock = 1
# PC= 00000000010
# instruction = 00000000010010001100001010100000
# opcode = 000000
# RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000001010
# alu_b = 00000000000010100
# alu_res = 0000000000000001
# alu_zero = 0
# alu_op = 111
# read_reg1 = 0001, read_reg2 = 0010, write_reg = 0011
# read_datal = 0000000000001010
# read_data2 = 00000000000010100
# write_back = 00000000000000001
# ----

```

```

#
# clock = 1
# PC= 00000000011
# instruction = 00000000100001010000001010100000
# opcode = 000000
# RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 00000000000010100
# alu_b = 00000000000001010
# alu_res = 00000000000000000
# alu_zero = 1
# alu_op = 111
# read_reg1 = 0010, read_reg2 = 0001, write_reg = 0100
# read_datal = 00000000000010100
# read_data2 = 0000000000001010
# write_back = 00000000000000000
# ----

```

- `slti_tb`
  - It is an immediate version of set less than.

```

> Users > burak.kocadusta >
1 li $1, 10          1 0011110000000100000000000000101000
2 slti $3, $1, 20      2 00101000010011000000000000001010000
3 slti $4, $1, 5          3 0010100001010000000000000000000010100

```

## Results

### Registers

```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/slti_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000001010
6 xxxxxxxxxxxxxxxx
7 0000000000000001
8 0000000000000000
9 xxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxx
20

```

## Waveform

/slt_tb/processor/dk	St1						
+--> /slt_tb/processor/pc	0000000101	0000000000	0000000001			0000000010	
+--> /slt_tb/processor/regWrite	St0						
+--> /slt_tb/processor/regDst	St0						
+--> /slt_tb/processor/aluSrc	St0						
+--> /slt_tb/processor/loadImm	St0						
+--> /slt_tb/processor/alu_zero	StX						
+--> /slt_tb/processor/aluOp	010	010	111				
+--> /slt_tb/processor/write_reg	xxxx	0001	0011			0100	
+--> /slt_tb/processor/alu_res	xxxxxxxxxxxxxx		0000000000000001			0000000000000000	
+--> /slt_tb/processor/alu_b	xxxxxxxxxxxxxx		00000000000010100			0000000000000101	
+--> /slt_tb/processor/alu_a	xxxxxxxxxxxxxx		0000000000000000	0000000000001010			
+--> /slt_tb/processor/read_data1	xxxxxxxxxxxxxx		0000000000000000	0000000000001010			
+--> /slt_tb/processor/read_data2	xxxxxxxxxxxxxx		0000000000000000	0000000000001010			
+--> /slt_tb/processor/next_pc	0000000110	0000000001	0000000010			0000000011	
+--> /slt_tb/processor/opcode	xxxxxx	001111	001010				
+--> /slt_tb/processor/func	xxxxxx	000010	000101			000001	
+--> /slt_tb/processor/immediate	xxxxxxxxxxxxxx	0000000000001010	0000000000001010			000000000000101	

- Because of not being r-type regDst is 0 immediate field is send to the alu for comparison.

## Display

```

# -----
# clock = 0
# PC= 0000000000
# instruction = 0011110000000100000000000000101000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxxx
# write_back = 0000000000000001010
# -----

#
# clock = 1
# PC= 0000000001
# instruction = 00101000010011000000000000001010000
# opcode = 001010
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 0000000000001010
# alu_b = 00000000000010100
# alu_res = 0000000000000001
# alu_zero = 0
# alu_op = 111
# read_reg1 = 0001, read_reg2 = 0011, write_reg = 0011
# read_data1 = 0000000000001010
# read_data2 = xxxxxxxxxxxxxxxxxx
# write_back = 00000000000000000001
# -----

```

```

+ clock = 1
+ PC= 0000000010
+ instruction = 001010000101000000000000000010100
+ opcode = 001010
+ RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
+ branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
+ alu_a = 00000000000000001010
+ alu_b = 0000000000000000101
+ alu_res = 00000000000000000000
+ alu_zero = 1
+ alu_op = 111
+ read_reg1 = 0001, read_reg2 = 0100, write_reg = 0100
+ read_data1 = 00000000000001010
+ read_data2 = xxxxxxxxxxxxxxxx
+ write_back = 00000000000000000000
+ ----

```

- **j\_tb**

- Simple jump test, it must be jump to the 6<sup>th</sup> line in this code.


<pre> &gt; Users &gt; burak.kocausta &gt; Des 1   li \$1, 15 2   li \$2, 10 3   j 5 4   addi \$1, \$1, 2 5   addi \$2, \$1, 3 6   add \$3, \$1, \$2 </pre>	<pre> 1  001111000000010000000000000111100 2  001111000000100000000000000101000 3  00001000000001010000000000000000 4  001000000100010000000000000000001000 5  001000000100100000000000000000001100 6  000000000100100011000010000000000 7 </pre>
--	---

## Results

### Registers

<pre> 1 // memory data file (do not edit the following line - required for mem load use) 2 // instance=/j_tb/processor/regs/registers 3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress 4 0000000000000000 5 000000000001111 6 000000000001010 7 0000000000011001 8 xxxxxxxxxxxxxxxxx 9 xxxxxxxxxxxxxxxxx 10 xxxxxxxxxxxxxxxxx 11 xxxxxxxxxxxxxxxxx 12 xxxxxxxxxxxxxxxxx 13 xxxxxxxxxxxxxxxxx 14 xxxxxxxxxxxxxxxxx 15 xxxxxxxxxxxxxxxxx 16 xxxxxxxxxxxxxxxxx 17 xxxxxxxxxxxxxxxxx 18 xxxxxxxxxxxxxxxxx 19 xxxxxxxxxxxxxxxxx 20 </pre>
---

## Waveform



- It can be seen that jump signal is 1 when jump instruction comes, also jump address becomes the next pc.

## Display

```

#
# clock = 0
# PC= 00000000000
# instruction = 001111000000010000000000000111100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 0000000000001111
# jump address = 0000000100
# -----

```

```

# clock = 1
# PC= 0000000001
# instruction = 0011110000001000000000000000101000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxxx
# write_back = 0000000000001010
# jump address = 0000001000
# ----

# clock = 1
# PC= 0000000010
# instruction = 00001000000001010000000000000000
# opcode = 000010
# RegDst = 0, RegWrite = 0, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 1, aluSrc = 0, loadImm = 0
# alu_a = 0000000000000000
# alu_b = 0000000000001111
# alu_res = 0000000000001111
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = 0000000000001111
# write_back = 0000000000001111
# jump address = 0000000101
# ----
.

# clock = 1
# PC= 0000000101
# instruction = 00000000010010001100001000000000
# opcode = 000000
# RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000001111
# alu_b = 0000000000001010
# alu_res = 00000000000011001
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0001, read_reg2 = 0010, write_reg = 0011
# read_data1 = 0000000000001111
# read_data2 = 0000000000001010
# write_back = 00000000000011001
# jump address = 0001001000
# ----
.
```

- jr\_tb
  - It must be directly jump to the line 5.

1 li \$1, 15	1 00111100000001000000000000000111100
2 li \$2, 4	2 001111000000100000000000000010000
3 jr \$2	3 00000001000000000000000010000000
4 add \$3, \$2, \$1	4 00000001000010011000010000000000
5 add \$4, \$2, \$1	5 00000001000010100000010000000000

## Results


### Registers

```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/jr_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000001111
6 000000000000100
7 XXXXXXXXXXXXXXXXXX
8 0000000000010011
9 XXXXXXXXXXXXXXXXXX
10 XXXXXXXXXXXXXXXXXX
11 XXXXXXXXXXXXXXXXXX
12 XXXXXXXXXXXXXXXXXX
13 XXXXXXXXXXXXXXXXXX
14 XXXXXXXXXXXXXXXXXX
15 XXXXXXXXXXXXXXXXXX
16 XXXXXXXXXXXXXXXXXX
17 XXXXXXXXXXXXXXXXXX
18 XXXXXXXXXXXXXXXXXX
19 XXXXXXXXXXXXXXXXXX
20

```

### Waveform



- When jr instruction comes, jumpReg signal becomes 1, then next pc is set to the value of the read reg1 result.

## Display

```
# clock = 0
# PC= 0000000000
# instruction = 00111100000001000000000000000000111100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxx
# write_back = 00000000000001111
# next PC(jump address) = 0000000001
# ----

# clock = 1
# PC= 0000000001
# instruction = 00111100000001000000000000000000100000
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxx
# write_back = 0000000000000100
# next PC(jump address) = 00000000010
# ----

# clock = 1
# PC= 00000000010
# instruction = 0000000010000000000000000000000010000000
# opcode = 000000
# RegDst = 1, RegWrite = 0, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 1, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000000000100
# alu_b = 0000000000000000
# alu_res = 0000000000000000100
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0010, read_reg2 = 0000, write_reg = 0000
# read_datal = 0000000000000000100
# read_data2 = 0000000000000000
# write_back = 0000000000000000100
# next PC(jump address) = 000000000100
# ----
```

```

clock = 1
PC= 0000000100
instruction = 00000000100001010000001000000000
opcode = 000000
RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
alu_a = 0000000000000000100
alu_b = 00000000000000001111
alu_res = 00000000000010011
alu_zero = 0
alu_op = 010
read_reg1 = 0010, read_reg2 = 0001, write_reg = 0100
read_data1 = 0000000000000000100
read_data2 = 00000000000000001111
write_back = 00000000000010011
next PC(jump address) = 0000000101
-----

```

- jal\_tb

- jal is tested with using jr, and beq instructions. It directly jumps to the line 6 than goes up and down again. Line 4, 5 must not be executed.

1 li \$1, 15	1 001111000000010000000000000111100
2 jal 5	2 00001100000001010000000000000000
3 beq \$4, \$1, 4	3 00010001000001000000000000000000
4 add \$2, \$1, \$1	4 00000000010001001000001000000000
5 add \$3, \$2, \$1	5 00000000010000100110000100000000
6 addi \$4, \$1, 0	6 00100000010100000000000000000000
7 jr \$15	7 00000011100000000000000000000000
8 addi \$5, \$1, 0	8 00100000010101000000000000000000
	9

## Results


### Registers

```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/jal_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000001111
6 XXXXXXXXXXXXXXXXX
7 XXXXXXXXXXXXXXXXX
8 0000000000001111
9 0000000000001111
0 XXXXXXXXXXXXXXXXX
1 XXXXXXXXXXXXXXXXX
2 XXXXXXXXXXXXXXXXX
3 XXXXXXXXXXXXXXXXX
4 XXXXXXXXXXXXXXXXX
5 XXXXXXXXXXXXXXXXX
6 XXXXXXXXXXXXXXXXX
7 XXXXXXXXXXXXXXXXX
8 XXXXXXXXXXXXXXXXX
9 0000000000000010
0

```

## Waveform



- It can be seen that during jal instruction, jumpAndLink is 1, then pc+1 is saved to the register 15. Because of the multiplexer that checks jumpAndLink signal to set 1111 to write\_reg.

## Display

```
# clock = 0
# PC= 0000000000
# instruction = 0011110000000100000000000000111100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 0000000000001111
# jump address = 0000000100
# -----
```

```

# clock = 1
# PC= 0000000001
# instruction = 00001100000001010000000000000000
# opcode = 000011
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 1, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000000000
# alu_b = 0000000000000000
# alu_res = 0000000000000000
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 1111
# read_datal = 0000000000000000
# read_data2 = 0000000000000000
# write_back = 0000000000000010
# jump address = 0000000101
# ----

# clock = 1
# PC= 0000000101
# instruction = 00100000010100000000000000000000
# opcode = 001000
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 0000000000000000
# alu_b = 0000000000000000
# alu_res = 0000000000000000
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0001, read_reg2 = 0100, write_reg = 0100
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxxx
# write_back = 0000000000000000
# jump address = 0001010000
# ----

# clock = 1
# PC= 0000000110
# instruction = 000000111100000000000000000010000000
# opcode = 000000
# RegDst = 1, RegWrite = 0, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 1, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000000000
# alu_b = 0000000000000000
# alu_res = 0000000000000000
# alu_zero = 0
# alu_op = 010
# read_reg1 = 1111, read_reg2 = 0000, write_reg = 0000
# read_datal = 0000000000000000
# read_data2 = 0000000000000000
# write_back = 0000000000000000
# jump address = 1111000000
# ----

```


```

#
# clock = 1
# PC= 0000000010
# instruction = 00010001000001000000000000000010000
# opcode = 000100
# RegDst = 0, RegWrite = 0, MemWrite = 0, memToReg = 0, branch = 1
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000001111
# alu_b = 0000000000001111
# alu_res = 0000000000000000
# alu_zero = 1
# alu_op = 110
# read_reg1 = 0100, read_reg2 = 0001, write_reg = 0001
# read_datal = 0000000000001111
# read_data2 = 0000000000001111
# write_back = 0000000000000000
# jump address = 0100000100
# ----

#
# clock = 1
# PC= 0000000111
# instruction = 0010000001010100000000000000000000000000
# opcode = 001000
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 0000000000001111
# alu_b = 0000000000000000
# alu_res = 0000000000001111
# alu_zero = 0
# alu_op = 010
# read_reg1 = 0001, read_reg2 = 0101, write_reg = 0101
# read_datal = 0000000000001111
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 0000000000001111
# jump address = 0001010100
# ----

```

- and\_tb
  - simple r-type and operation sets the result to the register 3.



The screenshot shows a terminal window with two panes. The left pane contains assembly code:

```

: > Users > burak kocausta >
1 li $1, 21
2 li $2, 17
3 and $3, $1, $2

```

The right pane shows the corresponding binary output:

```

1 00111100000001000000000000001010100
2 00111100000010000000000000001000100
3 00000000010010001100001001000000
4


```

## Results

## Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/and_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 000000000010101
6 000000000010001
7 000000000010001
8 xxxxxxxxxxxxxxxxxx
9 xxxxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxxxx
```

## Waveform



- regDst is 1.

## Display

```
# clock = 0
# PC= 0000000000
# instruction = 001111000000010000000000001010100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxx
# write_back = 00000000000010101
# -----
```

```

# clock = 1
# PC= 0000000001
# instruction = 00111100000010000000000000001000100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxxx
# write_back = 0000000000010001
# ----

# clock = 1
# PC= 0000000010
# instruction = 00000000010010001100001001000000
# opcode = 000000
# RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000010101
# alu_b = 0000000000010001
# alu_res = 0000000000010001
# alu_zero = 0
# alu_op = 000
# read_reg1 = 0001, read_reg2 = 0010, write_reg = 0011
# read_data1 = 0000000000010101
# read_data2 = 0000000000010001
# write_back = 0000000000010001
# ----

```

- or\_tb
  - It is very similar with and operation.


	.. / Users > Durak Kocausta > Desktop > cse551 > no	
1	li \$1, 21	1 001111000000010000000000001010100
2	li \$2, 17	2 00111100000001000000000000001000100
3	or \$3, \$1, \$2	3 00000000010010001100001001010000
		4

## Results

## Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/or_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000010101
6 0000000000010001
7 0000000000010101
8 xxxxxxxxxxxxxxxx
9 xxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxx
20
```

## Waveform



- RegDst is 1 again and the aluOp is 001.

## Display

```
# clock = 0
# PC= 00000000000
# instruction = 0011110000000100000000000001010100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 00000000000010101
# -----
```

```

# clock = 1
# PC= 0000000001
# instruction = 00111100000010000000000000001000100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0010, write_reg = 0010
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxxx
# write_back = 0000000000010001
# ----

#
# clock = 1
# PC= 0000000100
# instruction = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# opcode = xxxxxx
# RegDst = 0, RegWrite = 0, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = xxxxxxxxxxxxxxxxx
# alu_b = xxxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = xxxx, read_reg2 = xxxx, write_reg = xxxx
# read_datal = xxxxxxxxxxxxxxxxx
# read_data2 = xxxxxxxxxxxxxxxxx
# write_back = xxxxxxxxxxxxxxxxx
# ----

```

- andi\_tb
  - immediate and instruction.


1 li \$1, 21	1 00111100000001000000000000001010100
2 andi \$2, \$1, 17	2 00110000010010000000000000001000100
	3

## Results

## Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/andi_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000010101
6 0000000000010001
7 xxxxxxxxxxxxxxxxxx
8 xxxxxxxxxxxxxxxxxx
9 xxxxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxxxx
```

## Waveform



- regDst is 0, but aluOp is 000. Immediate field is send to the alu.

## Display

```
# clock = 0
# PC= 0000000000
# instruction = 001111000000010000000000001010100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 0000000000010101
# -----
```

```

# clock = 1
# PC= 0000000001
# instruction = 00110000010010000000000000001000100
# opcode = 001100
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 00000000000010101
# alu_b = 00000000000010001
# alu_res = 00000000000010001
# alu_zero = 0
# alu_op = 000
# read_reg1 = 0001, read_reg2 = 0010, write_reg = 0010
# read_datal = 00000000000010101
# read_data2 = xxxxxxxxxxxxxxxxx
# write_back = 00000000000010001
# ----

```

- ori\_tb
  - immediate or instruction.

./osels > durak_kocusta >	
1 li \$1, 21	1 00111100000001000000000001010100
2 ori \$2, \$1, 17	2 0011010001001000000000000001000100

## Results

### Registers

```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=ori_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000010101
6 0000000000010101
7 xxxxxxxxxxxxxxxxx
8 xxxxxxxxxxxxxxxxx
9 xxxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxxx

```

## Waveform

		Msgs	
+ /ori_tb/processor/dk	St0		
+ /ori_tb/processor/pc	0000000001	00000000000000001	
+ /ori_tb/processor/regWrite	St1		
+ /ori_tb/processor/regDst	St0		
+ /ori_tb/processor/aluSrc	St1		
+ /ori_tb/processor/loadImm	St0		
+ /ori_tb/processor/aluOp	001	010 001	
+ /ori_tb/processor/alu_res	00000000000010101	00000000000010101	
+ /ori_tb/processor/alu_b	00000000000010001	00000000000010001	
+ /ori_tb/processor/alu_a	00000000000010101	000000000000... 00000000000010101	
+ /ori_tb/processor/write_back	00000000000010101	000000000000... 00000000000010101	
+ /ori_tb/processor/immediate	00000000000010001	000000000000... 00000000000010001	
+ /ori_tb/processor/next_pc	0000000010	0000000001 0000000010	
+ /ori_tb/processor/opcode	001101	001111 001101	

- Immediate field is send to the alu because regDst is 0.

## Display

```

# clock = 0
# PC= 0000000000
# instruction = 00111100000000100000000000001010100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_data1 = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 00000000000010101
# ----

# clock = 1
# PC= 0000000001
# instruction = 00110100010010000000000000001000100
# opcode = 001101
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 1, loadImm = 0
# alu_a = 0000000000010101
# alu_b = 0000000000010001
# alu_res = 0000000000010101
# alu_zero = 0
# alu_op = 001
# read_reg1 = 0001, read_reg2 = 0010, write_reg = 0010
# read_data1 = 000000000010101
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 00000000000010101
# ----

```

- sll\_tb
- shift left logical instruction.


```
> Users > burak kocasta >
1 li $1, 31          1 00111100000001000000000001111100
2 sll $2, $1, 3       2 00000000000001001000110000000000
3 sll $3, $1, 5       3 00000000000001001101010000000000
```

## Results

### Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/sll_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000011111
6 0000000011111000
7 0000001111100000
8 xxxxxxxxxxxxxxxx
9 xxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxx
```

### Waveform



- shamt field is 3, and 5. Also regDst is 1. regWrite is 1 because result must be written to the register.

## Display

```
# clock = 0
# PC= 0000000000
# instruction = 0011110000000010000000000001111100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 0000000000011111
# shamt = 0000
#
# -----
# clock = 1
# PC= 0000000001
# instruction = 0000000000000010010001100000000000
# opcode = 000000
# RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000000000
# alu_b = 0000000000011111
# alu_res = 0000000011111000
# alu_zero = 0
# alu_op = 100
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0010
# read_datal = 0000000000000000
# read_data2 = 0000000000011111
# write_back = 0000000011111000
# shamt = 0011
#
# -----
# clock = 1
# PC= 0000000010
# instruction = 0000000000000010011010100000000000
# opcode = 000000
# RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000000000
# alu_b = 0000000000011111
# alu_res = 0000001111100000
# alu_zero = 0
# alu_op = 100
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0011
# read_datal = 0000000000000000
# read_data2 = 0000000000011111
# write_back = 0000001111100000
# shamt = 0101
#
# -----
```

- srl\_tb
- shift right logical very similar to the shift left logical.

1 li \$1, 31	1 00111100000001000000000001111100
2 srl \$2, \$1, 3	2 00000000000001001000110000100000
3 srl \$3, \$1, 2	3 00000000000001001100100000100000

## Results


### Registers

```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=srl_tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000011111
6 0000000000000111
7 0000000000000111
8 xxxxxxxxxxxxxxxx
9 xxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxx
20

```

### Waveform



- shamt is 3, and 2. regDst, regWrite is 1. aluOp is 101 which is srl aluOp.

## Display

```
# clock = 0
# PC= 0000000000
# instruction = 001111000000010000000000001111100
# opcode = 001111
# RegDst = 0, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 1
# alu_a = 0000000000000000
# alu_b = xxxxxxxxxxxxxxxx
# alu_res = xxxxxxxxxxxxxxxx
# alu_zero = x
# alu_op = 010
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0001
# read_datal = 0000000000000000
# read_data2 = xxxxxxxxxxxxxxxx
# write_back = 00000000000011111
# shamt = 0000
#
# -----
# clock = 1
# PC= 0000000001
# instruction = 00000000000001001000110000100000
# opcode = 000000
# RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000000000
# alu_b = 0000000000011111
# alu_res = 0000000000000011
# alu_zero = 0
# alu_op = 101
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0010
# read_datal = 0000000000000000
# read_data2 = 0000000000011111
# write_back = 0000000000000011
# shamt = 0011
#
# -----
# clock = 1
# PC= 0000000010
# instruction = 00000000000001001100100000100000
# opcode = 000000
# RegDst = 1, RegWrite = 1, MemWrite = 0, memToReg = 0, branch = 0
# branchNot = 0, jumpAndLink = 0, jumpReg = 0, jump = 0, aluSrc = 0, loadImm = 0
# alu_a = 0000000000000000
# alu_b = 0000000000011111
# alu_res = 0000000000000111
# alu_zero = 0
# alu_op = 101
# read_reg1 = 0000, read_reg2 = 0001, write_reg = 0011
# read_datal = 0000000000000000
# read_data2 = 0000000000011111
# write_back = 0000000000000011
# shamt = 0010
# -----
```

### 3- General Assembly Program Tests

- `single_cycle_mips_spec1tb`
  - This test bench is provided by presentation instructions, simply tests `lw`, `sw` operations. Memory and register results are shown.

## assembly program      generated machine code

1 li \$3, 15 2 li \$2, 256 3 sw \$3, 100(\$2) 4 lw \$1, 100(\$2) 5 addi \$1, \$1, 4 6 sw \$1, 100(\$2)	1 0011110000001100000000000000111100 2 00111100000010000000010000000000 3 1010110010001100000000110010000 4 10001100100001000000000110010000 5 001000000100010000000000000010000 6 1010110010000100000000000000110010000
---	---

## Results

### Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/single_cycle_mips_spec1tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000010011
6 0000000100000000
7 0000000000001111
8 xxxxxxxxxxxxxxxxx
9 xxxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxxx
11 xxxxxxxxxxxxxxxxx
12 xxxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxxx | (highlighted cell)
18 xxxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxxx
20
```


### Memory

353	xxxxxxxxxxxxxx
354	xxxxxxxxxxxxxx
355	xxxxxxxxxxxxxx
356	xxxxxxxxxxxxxx
357	xxxxxxxxxxxxxx
358	xxxxxxxxxxxxxx
359	xxxxxxxxxxxxxx
360	0000000000010011   (highlighted cell)
361	xxxxxxxxxxxxxx
362	xxxxxxxxxxxxxx
363	xxxxxxxxxxxxxx
364	xxxxxxxxxxxxxx
365	xxxxxxxxxxxxxx
366	xxxxxxxxxxxxxx


( 360-4 = 356<sup>th</sup> cell) first memory is 4 in the file

## Waveform

first 2 instructions, load immediate



Store word and load word instructions



Add immediate, and store word again

/single_cycle_mips_spec1tb/processor/dk	St0				
/single_cycle_mips_spec1tb/processor/pc	0000000101	0000000100	0000000101		
/single_cycle_mips_spec1tb/processor/regWrite	St0				
/single_cycle_mips_spec1tb/processor/memRead	St0				
/single_cycle_mips_spec1tb/processor/memWrite	St1				
/single_cycle_mips_spec1tb/processor/memToReg	St0				
/single_cycle_mips_spec1tb/processor/regDst	St0				
/single_cycle_mips_spec1tb/processor/aluSrc	St1				
/single_cycle_mips_spec1tb/processor/loadImm	St0				
/single_cycle_mips_spec1tb/processor/aluOp	010	010			
/single_cycle_mips_spec1tb/processor/write_reg	0001	0001			
/single_cycle_mips_spec1tb/processor/read_reg1	0010	0001	0010		
/single_cycle_mips_spec1tb/processor/read_reg2	0001	0001			
/single_cycle_mips_spec1tb/processor/alu_res	0000000101100100	0000000000010011	0000000101100100		
/single_cycle_mips_spec1tb/processor/alu_b	00000000001100100	000000000000100	00000000001100100		
/single_cycle_mips_spec1tb/processor/alu_a	0000000100000000	0000000000001111	0000000100000000		
/single_cycle_mips_spec1tb/processor/read_data...	xxxxxxxxxxxxxx				
/single_cycle_mips_spec1tb/processor/write_back	0000000101100100	0000000000010011	0000000101100100		
/single_cycle_mips_spec1tb/processor/read_data1	0000000100000000	0000000000001111	0000000100000000		
/single_cycle_mips_spec1tb/processor/read_data2	0000000000010011	0000000000001111	00000000000010011		
/single_cycle_mips_spec1tb/processor/write_data	0000000000010011	0000000000001111	00000000000010011		
/single_cycle_mips_spec1tb/processor/immediate	00000000001100100	000000000000100	00000000001100100		
/single_cycle_mips_spec1tb/processor/next_pc	0000000110	0000000101	0000000110		
/single_cycle_mips_spec1tb/processor/opcode	101011	001000	101011		

- Signals are exactly the same with the simple tests of each instruction, writing memory, and reading is done successfully.

- **single\_cycle\_mips\_spec2tb**
- Test bench provided by presentation file, it tests lw, sw instructions.

assembly program

```

1 li $6, 18
2 li $7, 31
3 li $3, 512
4 sw $6, 100($3)
5 sw $7, 80($3)
6 lw $1, 100($3)
7 lw $2, 80($3)
8 and $4, $1, $2
9 slti $5, $4, 1

```

generated machine code

```

1 001111000001100000000000001001000
2 001111000001110000000000001111100
3 00111100000110000010000000000
4 1010110011011000000000110010000
5 1010110011011100000000101000000
6 100011001100100000000110010000
7 1000110011001000000000101000000
8 00000000010010010000000000100100000
9 001010010001010000000000000000100

```

Result

Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/single_cycle_mips_spec2tb/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000010010
6 0000000000011111
7 000000010000000000
8 0000000000010010
9 0000000000000000
10 0000000000010010
11 0000000000011111
12 XXXXXXXXXXXXXXXXXX
13 XXXXXXXXXXXXXXXXXX
14 XXXXXXXXXXXXXXXXXX
15 XXXXXXXXXXXXXXXXXX
16 XXXXXXXXXXXXXXXXXX
17 XXXXXXXXXXXXXXXXXX
18 XXXXXXXXXXXXXXXXXX
19 XXXXXXXXXXXXXXXXXX
20
```

## Memory

```
595 XXXXXXXXXXXXXXXX
596 0000000000011111
597 XXXXXXXXXXXXXXXXXX
598 XXXXXXXXXXXXXXXXXX
599 XXXXXXXXXXXXXXXXXX
600 XXXXXXXXXXXXXXXXXX
601 XXXXXXXXXXXXXXXXXX
602 XXXXXXXXXXXXXXXXXX
603 XXXXXXXXXXXXXXXXXX
604 XXXXXXXXXXXXXXXXXX
605 XXXXXXXXXXXXXXXXXX
606 XXXXXXXXXXXXXXXXXX
607 XXXXXXXXXXXXXXXXXX
608 XXXXXXXXXXXXXXXXXX
609 XXXXXXXXXXXXXXXXXX
610 XXXXXXXXXXXXXXXXXX
611 XXXXXXXXXXXXXXXXXX
612 XXXXXXXXXXXXXXXXXX
613 XXXXXXXXXXXXXXXXXX
614 XXXXXXXXXXXXXXXXXX
615 XXXXXXXXXXXXXXXXXX
616 0000000000010010
```

(592, 612) (first memory cell is 4 in the file)

## Waveform

## Load immediate and store word instructions

/single_cycle_mips_spec2tb/processor/dk	St0						
+ /single_cycle_mips_spec2tb/processor/pc	0000000100	0000000000	0000000001	0000000010	0000000011	0000000100	
/processor/regWrite	St0						
/processor/memRead	St0						
/processor/memWrite	St1						
/processor/memToReg	St0						
/processor/regDst	St0						
/processor/aluSrc	St1						
/processor/loadImm	St0						
+ /single_cycle_mips_spec2tb/processor/aluOp	0110	0110					
/processor/write_reg	0111	0110	0111	0011	0110	0111	
/processor/read_reg1	0011	0000			0011		
/processor/read_reg2	0111	0110	0111	0011	0110	0111	
/processor/alu_res	0000001001010000				0000001001100100	0000001001010000	
/processor/alu_b	0000000001010000				0000000001100100	0000000001010000	
/processor/alu_a	0000001000000000	xxxxxxxxxxxxxx	0000000000000000		0000001000000000		
/processor/read_data_mem	0000000000000000	xxxxxxxxxxxxxx					
/processor/write_back	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	
/processor/read_data1	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	
/processor/read_data2	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	
/processor/write_data	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	
/processor/immediate	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	
/processor/next_pc	0000000101	0000000010	0000000011	00000000100	00000000101		
/processor/opcode	101011			101011			

## Load word instructions

/single_cycle_mips_spec2tb/processor/dk	St0						
+ /single_cycle_mips_spec2tb/processor/pc	0000000110	0000000101	0000000110				
/processor/regWrite	St1						
/processor/memRead	St1						
/processor/memWrite	St0						
/processor/memToReg	St1						
/processor/regDst	St0						
/processor/aluSrc	St1						
/processor/loadImm	St0						
+ /single_cycle_mips_spec2tb/processor/aluOp	010	010					
/processor/write_reg	0010	0001	0010				
/processor/read_reg1	0011	0011					
/processor/read_reg2	0010	0001	0010				
/processor/alu_res	0000001001010000	0000001001100100	0000001001010000				
/processor/alu_b	0000000001010000	0000000001100100	0000000001010000				
/processor/alu_a	0000001000000000	0000001000000000	0000001000000000				
/processor/read_data_mem	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	
/processor/write_back	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	
/processor/read_data1	0000000000000000	0000000000000000	0000000000000000				
/processor/read_data2	xxxxxxxxxxxxxx	xxxxxxxxxxxxxx					
/processor/write_data	xxxxxxxxxxxxxx	xxxxxxxxxxxxxx					
/processor/immediate	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	
/processor/next_pc	0000000111	0000000110	0000000111				
/processor/opcode	100011	100011					

and, and set less than instructions

/single_cycle_mips_spec2tb/processor/clk	St0			
+ /single_cycle_mips_spec2tb/processor/pc	0000001000	0000000111	0000001000	
/single_cycle_mips_spec2tb/processor/regWrite	St1			
/single_cycle_mips_spec2tb/processor/memRead	St0			
/single_cycle_mips_spec2tb/processor/memWrite	St0			
/single_cycle_mips_spec2tb/processor/memToReg	St0			
/single_cycle_mips_spec2tb/processor/regDst	St0			
/single_cycle_mips_spec2tb/processor/aluSrc	St1			
/single_cycle_mips_spec2tb/processor/loadImm	St0			
+ /single_cycle_mips_spec2tb/processor/aluOp	111	000	111	
+ /single_cycle_mips_spec2tb/processor/write_reg	0101	0100	0101	
+ /single_cycle_mips_spec2tb/processor/read_reg1	0100	0001	0100	
+ /single_cycle_mips_spec2tb/processor/read_reg2	0101	0010	0101	
+ /single_cycle_mips_spec2tb/processor/alu_res	0000000000000000	0000000000010010	0000000000000000	
+ /single_cycle_mips_spec2tb/processor/alu_b	0000000000000001	0000000000011111	0000000000000001	
+ /single_cycle_mips_spec2tb/processor/alu_a	00000000000010010	0000000000010010		
+ /single_cycle_mips_spec2tb/processor/read_data_mem	xxxxxxxxxxxxxx			
+ /single_cycle_mips_spec2tb/processor/write_back	0000000000000000	0000000000010010	0000000000000000	
+ /single_cycle_mips_spec2tb/processor/read_data1	00000000000010010	0000000000010010		
+ /single_cycle_mips_spec2tb/processor/read_data2	xxxxxxxxxxxxxx	0000000000011111		
+ /single_cycle_mips_spec2tb/processor/write_data	xxxxxxxxxxxxxx	0000000000011111		
+ /single_cycle_mips_spec2tb/processor/immediate	0000000000000001	0100000010010000	0000000000000001	
+ /single_cycle_mips_spec2tb/processor/next_pc	0000001001	0000001000	0000001001	
+ /single_cycle_mips_spec2tb/processor/opcode	001010	000000	001010	

- `single_cycle_mips_tb1`
  - This test bench simply tests all basic instructions. All of them uses alu operations. Both r type and I type instructions of these basic operations are tested.

assembly program

```

1 li $1, 17
2 addi $2, $1, 19
3 andi $3, $2, 255
4 ori $4, $3, 19
5 slti $5, $4, 15
6 add $6, $5, $2
7 sub $7, $6, $2
8 li $13, 511
9 and $8, $6, $13
10 or $9, $8, $7
11 slt $10, $9, $8
12 sll $11, $9, 2
13 srl $12, $11, 3

```

generated machine code

```

1 001111000000010000000000001000100
2 001000000100100000000000001001100
3 001100001000110000000001111111100
4 0011010011010000000000001001100
5 00101001000101000000000000111100
6 00000001010010011000001000000000
7 00000001100010011100001000100000
8 0011110000110100000001111111100
9 00000001101101100000001001000000
10 00000010000111100100001001010000
11 00000010011000101000001010100000
12 00000000001001101100100000000000
13 00000000001011110000110000100000

```

Result

## Registers


```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/single_cycle_mips_tb1/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 000000000010001
6 0000000000100100
7 0000000000100100
8 0000000000110111
9 0000000000000000
10 0000000000100100
11 0000000000000000
12 0000000000100100
13 0000000000100100
14 0000000000000000
15 0000000010010000
16 0000000000010010
17 0000000111111111
18 XXXXXXXXXXXXXXXXXX
19 XXXXXXXXXXXXXXXXXX


```

## Waveform

li, addi, andi



ori, slti, add



## sub, li, and

/single_cycle_mips_tb1/processor/clk	St0						
/single_cycle_mips_tb1/processor/pc	0000001000	000000110		0000001111			0000001000
/single_cycle_mips_tb1/processor/regWrite	St1						
/single_cycle_mips_tb1/processor/regDst	St1						
/single_cycle_mips_tb1/processor/loadImm	St0						
/single_cycle_mips_tb1/processor/aluOp	000	110		010		000	
/single_cycle_mips_tb1/processor/write_reg	1000	0111		1101		1000	
/single_cycle_mips_tb1/processor/read_reg1	0110	0110		0000		0110	
/single_cycle_mips_tb1/processor/read_reg2	1101	0010		1101			
/single_cycle_mips_tb1/processor/alu_res	0000000000100100	00000000000000					0000000000100100
/single_cycle_mips_tb1/processor/alu_b	0000000011111111	0000000000100100					0000000011111111
/single_cycle_mips_tb1/processor/alu_a	0000000000100100	0000000000100100		00000000000000			0000000000100100
/single_cycle_mips_tb1/processor/write_back	0000000000100100	00000000000000		0000000011111111			0000000000100100
/single_cycle_mips_tb1/processor/read_data1	0000000000100100	00000000000000		00000000000000			0000000000100100
/single_cycle_mips_tb1/processor/read_data2	0000000000100100	00000000000000		0000000011111111			0000000011111111
/single_cycle_mips_tb1/processor/immediate	1000000010000000	0110000010000000		0000000011111111			1000000010000000
/single_cycle_mips_tb1/processor/next_pc	0000001001	000000111		0000001000			0000001001
/single_cycle_mips_tb1/processor/opcode	000000			001111			000000
/single_cycle_mips_tb1/processor/func	100100	100010		111111		100100	
/single_cycle_mips_tb1/processor/shamt	0000	0000		0001		0000	

## or, slt

/single_cycle_mips_tb1/processor/clk	St0						
/single_cycle_mips_tb1/processor/pc	0000001010	0000001001			0000001010		
/single_cycle_mips_tb1/processor/regWrite	St1						
/single_cycle_mips_tb1/processor/regDst	St1						
/single_cycle_mips_tb1/processor/loadImm	St0						
/single_cycle_mips_tb1/processor/aluOp	111	001			111		
/single_cycle_mips_tb1/processor/write_reg	1010	1001			1010		
/single_cycle_mips_tb1/processor/read_reg1	1001	1000			1001		
/single_cycle_mips_tb1/processor/read_reg2	1000	0111			1000		
/single_cycle_mips_tb1/processor/alu_res	0000000000000000	0000000000100100			0000000000000000		
/single_cycle_mips_tb1/processor/alu_b	0000000000100100	0000000000000000			0000000000100100		
/single_cycle_mips_tb1/processor/alu_a	0000000000100100	0000000000100100			0000000000100100		
/single_cycle_mips_tb1/processor/write_back	0000000000000000	0000000000100100			0000000000000000		
/single_cycle_mips_tb1/processor/read_data1	0000000000100100	0000000000100100			0000000000100100		
/single_cycle_mips_tb1/processor/read_data2	0000000000100100	0000000000000000			0000000000100100		
/single_cycle_mips_tb1/processor/immediate	1010000010101000	1001000010010100			1010000010101000		
/single_cycle_mips_tb1/processor/next_pc	0000001011	0000001010			0000001011		
/single_cycle_mips_tb1/processor/opcode	000000	000000			000000		
/single_cycle_mips_tb1/processor/func	101010	100101			101010		
/single_cycle_mips_tb1/processor/shamt	0000	0000			0000		

## sll, srl

/single_cycle_mips_tb1/processor/clk	St0						
/single_cycle_mips_tb1/processor/pc	0000001010	0000001011			0000001100		
/single_cycle_mips_tb1/processor/regWrite	St1						
/single_cycle_mips_tb1/processor/regDst	St1						
/single_cycle_mips_tb1/processor/loadImm	St0						
/single_cycle_mips_tb1/processor/aluOp	111	100			101		
/single_cycle_mips_tb1/processor/write_reg	1010	1011			1100		
/single_cycle_mips_tb1/processor/read_reg1	1001	0000					
/single_cycle_mips_tb1/processor/read_reg2	1000	1001			1011		
/single_cycle_mips_tb1/processor/alu_res	0000000000000000	0000000000100000			0000000000000000		
/single_cycle_mips_tb1/processor/alu_b	0000000000100100	0000000000000000			0000000000100000		
/single_cycle_mips_tb1/processor/alu_a	0000000000100100	0000000000000000			0000000000100000		
/single_cycle_mips_tb1/processor/write_back	0000000000000000	0000000000100000			0000000000000000		
/single_cycle_mips_tb1/processor/read_data1	0000000000100100	0000000000000000			0000000000100000		
/single_cycle_mips_tb1/processor/read_data2	0000000000100100	0000000000000000			0000000000100000		
/single_cycle_mips_tb1/processor/immediate	1010000010101000	1011001000000000			1100001100001000		
/single_cycle_mips_tb1/processor/next_pc	0000001011	0000001100			0000001101		
/single_cycle_mips_tb1/processor/opcode	000000	000000					
/single_cycle_mips_tb1/processor/func	101010	000000			000000		
/single_cycle_mips_tb1/processor/shamt	0000	0010			0011		

- `single_cycle_mips_tb2`
- This test bench tests branch and jump instructions. A simple loop is created. 6<sup>th</sup> register has no value because of bne instruction. Iteration can be followed by tracking the program counter in the waveform.

assembly program

```

1  li $1, 15
2  li $2, 20
3  li $3, 0
4  beq $1, $2, 3
5  addi $3, $3, 1
6  addi $1, $1, 1
7  j 3
8  slti $4, $3, 6
9  bne $4, $0, 1
10 add $6, $1, $2
11 sub $7, $1, $2
12

```

generated machine code

```

1  0011110000000100000000000000111100
2  0011110000001000000000000001010000
3  0011110000001100000000000000000000
4  000100000100100000000000000000001100
5  00100000110011000000000000000000100
6  00100000010001000000000000000000100
7  000010000000011000000000000000000000
8  0010100011010000000000000000000011000
9  00010101000000000000000000000000100
10 000000000100100110000010000000000
11 000000000100100111000010000000000
12

```

## Result


### Registers

```

1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/single_cycle_mips_tb2/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000000010100
6 0000000000010100
7 00000000000101
8 00000000000001
9 xxxxxxxxxxxxxxxx
10 xxxxxxxxxxxxxxxx
11 0000000000000000
12 xxxxxxxxxxxxxxxx
13 xxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxx

```

## Waveform




+/-	/single_cycle_mips_tb2/processor/dk	S0						
+/-	/single_cycle_mips_tb2/processor/pc	S0	0000000110	0000000100	0000000101		0000000110	
+/-	/single_cycle_mips_tb2/processor/regWrite	S0						
+/-	/single_cycle_mips_tb2/processor/regDst	S0						
+/-	/single_cycle_mips_tb2/processor/branch	S0						
+/-	/single_cycle_mips_tb2/processor/branchNot	S0						
+/-	/single_cycle_mips_tb2/processor/jump	S1						
+/-	/single_cycle_mips_tb2/processor/aluSrc	S1						
+/-	/single_cycle_mips_tb2/processor/loadImm	S1						
+/-	/single_cycle_mips_tb2/processor/alu_zero	S1						
+/-	/single_cycle_mips_tb2/processor/aluOp	O10	010					
+/-	/single_cycle_mips_tb2/processor/read_reg1	0000	0011	0001	0000			
+/-	/single_cycle_mips_tb2/processor/read_reg2	0000	0011	0001	0000			
+/-	/single_cycle_mips_tb2/processor/alu_res	0000000000000000	00000000000011	00000000000010	00000000000000			
+/-	/single_cycle_mips_tb2/processor/alu_b	0000000000000000	00000000000001	00000000000000	00000000000000			
+/-	/single_cycle_mips_tb2/processor/alu_a	0000000000000000	00000000000010	00000000000001	00000000000000			
+/-	/single_cycle_mips_tb2/processor/write_back	0000000000000000	00000000000001	00000000000010	00000000000000			
+/-	/single_cycle_mips_tb2/processor/read_data1	0000000000000000	00000000000010	00000000000001	00000000000000			
+/-	/single_cycle_mips_tb2/processor/read_data2	0000000000000000	00000000000010	00000000000001	00000000000000			
+/-	/single_cycle_mips_tb2/processor/hext_pc	0000000011	00000000101	00000000110	00000000111			
+/-	/single_cycle_mips_tb2/processor/branch_addr	0000000111	00000000110	00000000111	00000000111			
+/-	/single_cycle_mips_tb2/processor/jump_addr	0000000111	0011001100	0001000100	00000000111			

✓	/single_cycle_mips_tb2/processor/dk	St0				
✓	/single_cycle_mips_tb2/processor/pc	0000000101	0000000011	00000000100		00000000101
✓	/single_cycle_mips_tb2/processor/regWrite	St1				
✓	/single_cycle_mips_tb2/processor/regRst	St0				
✓	/single_cycle_mips_tb2/processor/branch	St0				
✓	/single_cycle_mips_tb2/processor/branchNot	St0				
✓	/single_cycle_mips_tb2/processor/jump	St0				
✓	/single_cycle_mips_tb2/processor/aluSrc	St1				
✓	/single_cycle_mips_tb2/processor/loadImm	St0				
✓	/single_cycle_mips_tb2/processor/alu_zero	St0				
✓	/single_cycle_mips_tb2/processor/aluOp	010	110	010		
✓	/single_cycle_mips_tb2/processor/read_reg1	0001	0001	0011	0001	
✓	/single_cycle_mips_tb2/processor/read_reg2	0001	0010	0011	0001	
✓	/single_cycle_mips_tb2/processor/alu_res	0000000000010011	1111111111111110	000000000000100		0000000000001011
✓	/single_cycle_mips_tb2/processor/alu_b	0000000000000001	00000000001000	0000000000000001		
✓	/single_cycle_mips_tb2/processor/alu_a	0000000000000010	0000000000000010	0000000000000011		0000000000001000
✓	/single_cycle_mips_tb2/processor/write_back	0000000000011111	0000000000000011	0000000000000000	0000000000000001	
✓	/single_cycle_mips_tb2/processor/read_data1	0000000000000010	0000000000000010	0000000000000011	0000000000000010	
✓	/single_cycle_mips_tb2/processor/read_data2	0000000000000010	0000000000000010	0000000000000011	0000000000000010	
✓	/single_cycle_mips_tb2/processor/next_pc	0000000110	00000000100	00000000101	00000000110	
✓	/single_cycle_mips_tb2/processor/branch_addr	00000000111	00000000111	00000000110	00000000111	
✓	/single_cycle_mips_tb2/processor/jump_addr	0001000000	0001000000	0010000000	0001000000	

+	/single_cycle_mips_tb2/processor/dk	St0					
+	/single_cycle_mips_tb2/processor/pc	00000000100	00000000110	00000000011		00000000100	
+	/single_cycle_mips_tb2/processor/regWrite	St1					
+	/single_cycle_mips_tb2/processor/regRst	St0					
+	/single_cycle_mips_tb2/processor/branch	St0					
+	/single_cycle_mips_tb2/processor/branchNot	St0					
+	/single_cycle_mips_tb2/processor/jump	St0					
+	/single_cycle_mips_tb2/processor/aluSrc	St1					
+	/single_cycle_mips_tb2/processor/loadImm	St0					
+	/single_cycle_mips_tb2/processor/alu_zero	St0					
+	/single_cycle_mips_tb2/processor/aluOp	010	010	110		010	
+	/single_cycle_mips_tb2/processor/read_req1	0011	0000	0001		0011	
+	/single_cycle_mips_tb2/processor/read_req2	0011	0000	0010		0011	
+	/single_cycle_mips_tb2/processor/alu_res	0000000000000000101	0000000000000000	1111111111111111		00000000000000101	
+	/single_cycle_mips_tb2/processor/alu_b	0000000000000000100	0000000000000000	0000000000001000		00000000000000001	
+	/single_cycle_mips_tb2/processor/alu_a	0000000000000000101	0000000000000000	0000000000001001		00000000000000001	
+	/single_cycle_mips_tb2/processor/write_back	0000000000000000100	0000000000000000	1111111111111111		00000000000000101	
+	/single_cycle_mips_tb2/processor/read_data1	0000000000000000100	0000000000000000	0000000000001001		00000000000000100	
+	/single_cycle_mips_tb2/processor/read_data2	0000000000000000100	0000000000000000	0000000000001000		00000000000000100	
+	/single_cycle_mips_tb2/processor/next_pc	00000000101	00000000011	00000000100		00000000101	
+	/single_cycle_mips_tb2/processor/branch_addr	00000000110	00000000111	00000000111		00000000110	
+	/single_cycle_mips_tb2/processor/jmp_addr	0001000100	0001000101	00010001000		00110001100	

+	/single_cycle_mips_tb2/processor/dlk	St0						
+	/single_cycle_mips_tb2/processor/pc	0000000011	0000000101		0000000110		0000000011	
+	/single_cycle_mips_tb2/processor/regWrite	St0						
+	/single_cycle_mips_tb2/processor/regDst	St0						
+	/single_cycle_mips_tb2/processor/branch	St0						
+	/single_cycle_mips_tb2/processor/branchNot	St0						
+	/single_cycle_mips_tb2/processor/jump	St0						
+	/single_cycle_mips_tb2/processor/aluSrc	St0						
+	/single_cycle_mips_tb2/processor/loadImm	St0						
+	/single_cycle_mips_tb2/processor/alu_zero	St1						
+	/single_cycle_mips_tb2/processor/aluOp	110	010				110	
+	/single_cycle_mips_tb2/processor/read_reg1	0001	0001		0000		0001	
+	/single_cycle_mips_tb2/processor/read_reg2	0010	0001		0000		0010	
+	/single_cycle_mips_tb2/processor/alu_res	0000000000000000	00000000001000		00000000000000			
+	/single_cycle_mips_tb2/processor/alu_b	00000000001000	00000000000001		00000000000000		000000000010100	
+	/single_cycle_mips_tb2/processor/alu_a	00000000001000	00000000001001		00000000000000		000000000010100	
+	/single_cycle_mips_tb2/processor/write_back	00000000001000	00000000001000		00000000000000			
+	/single_cycle_mips_tb2/processor/read_data1	00000000001000	00000000001001		00000000000000		000000000010100	
+	/single_cycle_mips_tb2/processor/read_data2	00000000001000	00000000001001		00000000000000		000000000010100	
+	/single_cycle_mips_tb2/processor/ext_pc	00000000111	00000000110		000000000011		000000000111	
+	/single_cycle_mips_tb2/processor/branch_addr	00000000111	00000000111		000000000011		000000000111	
+	/single_cycle_mips_tb2/processor/jmp_addr	0001000000	00000000100		000000000011		0001001000	



- The reason for the waveform being that long is, there is an iteration, it can be observed from pc value that it goes up and down for a while till branching breaks the loop. In each iteration there is an increment.

- single\_cycle\_mips\_tb3
    - This test bench tests, jal, jr and jump. Jal instruction must save the next address to the 15<sup>th</sup> register.

## assembly program

## generated machine code

```
1 li $1, 117
2 addi $2, $1, 38
3 add $3, $1, $0
4 jal 8
5 add $5, $4, $0
6 addi $6, $3, 1
7 sub $7, $5, $6
8 j 11
9 addi $3, $3, 15
10 or $4, $3, $2
11 jr $15
12 add $8, $3, $1
```


```
1 0011110000001000000000111010100  
2 001000001001000000000010011000  
3 000000001000001100001000000000  
4 00011000001000000000000000000000  
5 000000100000010100001000000000  
6 001000011011000000000000000000100  
7 0000001010110011100001000100000  
8 00010000001011000000000000000000  
9 00100001100110000000000000000000  
10 0000000110010010000001001010000  
11 0000011110000000000000010000000  
12 000000011000110000000100000000
```

## Result

## Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/single_cycle_mips_tb3/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 000000001110101
6 0000000010011011
7 0000000010000100
8 0000000010011111
9 0000000010011111
10 0000000010000101
11 0000000000011010
12 0000000011111001
13 xxxxxxxxxxxxxxxx
14 xxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxx
19 0000000000000100
20
```

## Waveform



+/- /single_cycle_mips_tb3/processor/clk	St0						
+/- /single_cycle_mips_tb3/processor/pc	0000000100	0000001000	0000001001		0000001010		0000000100
+/- /single_cycle_mips_tb3/processor/regWrite	St1						
+/- /single_cycle_mips_tb3/processor/regDst	St1						
+/- /single_cycle_mips_tb3/processor/jumpAndLink	St0						
+/- /single_cycle_mips_tb3/processor/jumpReg	St0						
+/- /single_cycle_mips_tb3/processor/jump	St0						
+/- /single_cycle_mips_tb3/processor/aluSrc	St0						
+/- /single_cycle_mips_tb3/processor/aluOp	010	010	001		010		
+/- /single_cycle_mips_tb3/processor/write_reg	0101	0011	0100	0000	0101		
+/- /single_cycle_mips_tb3/processor/read_reg1	0100	0011		1111	0100		
+/- /single_cycle_mips_tb3/processor/read_reg2	0000	0011	0010	0000			
+/- /single_cycle_mips_tb3/processor/alu_res	0000000010011111	0000000010000100	0000000010011111		0000000000000000100		0000000010011111
+/- /single_cycle_mips_tb3/processor/alu_b	0000000000000000	0000000000000000	0000000000000000		0000000000000000		
+/- /single_cycle_mips_tb3/processor/alu_a	0000000010011111	0000000001110101	0000000010000100	0000000000000000100	0000000000000000100		0000000010011111
+/- /single_cycle_mips_tb3/processor/write_back	0000000010000100	0000000000000000	0000000000000000	0000000000000000100	0000000000000000100		0000000010011111
+/- /single_cycle_mips_tb3/processor/immediate	0101000010000000	0000000000000000	0111	0100000000100100	0000000000000000100		0101000010000000
+/- /single_cycle_mips_tb3/processor/next_pc	00000000101	0000001001	0000001010	0000000100	0000000101		0000000101
+/- /single_cycle_mips_tb3/processor/jump_addr	0100000001	0011001100	0011001001	1111000000	0100000001		
+/- /single_cycle_mips_tb3/processor/clk	St0						
+/- /single_cycle_mips_tb3/processor/pc	00000001011	00000000101	00000000110	00000000111	000000001011		
+/- /single_cycle_mips_tb3/processor/regWrite	St1						
+/- /single_cycle_mips_tb3/processor/regDst	St1						
+/- /single_cycle_mips_tb3/processor/jumpAndLink	St0						
+/- /single_cycle_mips_tb3/processor/jumpReg	St0						
+/- /single_cycle_mips_tb3/processor/jump	St0						
+/- /single_cycle_mips_tb3/processor/aluSrc	St0						
+/- /single_cycle_mips_tb3/processor/aluOp	010	010	110	010			
+/- /single_cycle_mips_tb3/processor/write_reg	1000	0110	0111	0010	1000		
+/- /single_cycle_mips_tb3/processor/read_reg1	0011	0011	0101	0000	0011		
+/- /single_cycle_mips_tb3/processor/read_reg2	0001	0110		0010	0001		
+/- /single_cycle_mips_tb3/processor/alu_res	000000001111001	0000000010000101	0000000000001010	00000000000000001001	00000000000000001001		000000001111001
+/- /single_cycle_mips_tb3/processor/alu_b	0000000001110101	0000000000000001	0000000000000001	0000000000000000101	0000000000000000101		0000000001110101
+/- /single_cycle_mips_tb3/processor/alu_a	0000000010000100	0000000001000000	0000000000000000100	000000000000000010011111	000000000000000010000100		0000000010000100
+/- /single_cycle_mips_tb3/processor/write_back	000000001111001	0000000000000001	0000000000000001010	00000000000000001010	00000000000000001011		000000001111001
+/- /single_cycle_mips_tb3/processor/immediate	1000000000000000	0000000000000000	0111000000000000	1100000000000000	1000000000000000		1000000000000000
+/- /single_cycle_mips_tb3/processor/next_pc	0000001100	0000000110	0000000111	00000001011	00000001100		
+/- /single_cycle_mips_tb3/processor/jump_addr	001100000010	00110011000	0101011001	00000001011	001100000010		

- jal saves the next address to the register 15. Using jr 15 goes to the next address from the jal instruction. With another jump instruction infinite loop is prevented.
  
- single\_cycle\_mips\_tb4
  - This test bench tests, memory operations with iterations. Almost all type of instructions are tested. It stores to memory in a loop, then reads them in a loop.

## assembly code

```
1 li $1, 511
2 sw $1, 0($0)
3 lw $2, 0($0)
4 addi $3, $2, $1
5 sw $3, 10($0)
6 li $4, 0
7 li $5, 10
8 addi $4, $4, 1
9 beq $4, $5, 2
10 sw $4, 4($4)
11 j 7
12 li $6, 1
13 lw $7, 4($6)
14 addi $7, $7, 1
15 slt $8, $7, $5
16 bne $8, $0, 1
17 j 12
18 sub $9, $6, $4
```

## generated machine code

```
1 0011110000000100000001111111100
2 10101100000001000000000000000000
3 10001100000010000000000000000000
4 00100000100011000000000000000000
5 10101100000011000000000000000000
6 00111100000100000000000000000000
7 00111100000101000000000000000000
8 00100001000100000000000000000000
9 00010001000101000000000000000000
10 10101101000100000000000000000000
11 00001000000011100000000000000000
12 00111100000110000000000000000000
13 10001101100111000000000000000000
14 00100001110111000000000000000000
15 00000001110101100000001010100000
16 00010110000000000000000000000000
17 00001000000110000000000000000000
18 00000001100100100100010001000000
```

## Result

## Registers

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/single_cycle_mips_tb4/processor/regs/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000
5 0000000111111111
6 0000000111111111
7 0000001000000000
8 000000000001010
9 000000000001010
10 00000000000001
11 000000000000010
12 000000000000001
13 111111111110111
14 xxxxxxxxxxxxxxxxx
15 xxxxxxxxxxxxxxxxx
16 xxxxxxxxxxxxxxxxx
17 xxxxxxxxxxxxxxxxx
18 xxxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxxx
```

## Memory

```
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/single_cycle_mips_tb4/processor/data_mem/memory
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000111111111
5 xxxxxxxxxxxxxxxxx
6 xxxxxxxxxxxxxxxxx
7 xxxxxxxxxxxxxxxxx
8 xxxxxxxxxxxxxxxxx
9 0000000000000001
10 0000000000000010
11 0000000000000011
12 00000000000000100
13 00000000000000101
14 00000000000000110
15 00000000000000111
16 0000000000001000
17 0000000000001001
18 xxxxxxxxxxxxxxxxx
19 xxxxxxxxxxxxxxxxx
20 xxxxxxxxxxxxxxxxx
21 xxxxxxxxxxxxxxxxx
```

## Waveform

