
Computer organization and architecture

Lesson 17

HDL for the single-cycle processor

Single-cycle processor



Processor


External Memory

Single-cycle processor

```
module arm (input
                 clk, reset,
           input [31:0] Instr, ReadData,
           output MemWrite,
           output [31:0] ALUResult, WriteData, PC);
 wire RegWrite, ALUSrc, MemtoReg, PCSrc;
 wire [1:0] RegSrc, ImmSrc, ALUControl;
 wire [3:0] ALUFlags;
 controller c(clk, reset, ALUFlags, Instr[31:12], RegSrc,
              ImmSrc, ALUControl, RegWrite, ALUSrc,
MemWrite,
           MemtoReg, PCSrc);
 datapath dp(clk, reset, RegWrite, ALUSrc, MemtoReg, PCSrc,
             RegSrc, ImmSrc, ALUControl, Instr, ReadData,
             ALUFlags, PC, ALUResult, WriteData);
endmodule
```

Top-level module


Controller



Controller

```
module controller(input
                        clk, reset,
                 input [3:0] ALUFlags,
                 input [31:12] Instr,
                 output [1:0] RegSrc, ImmSrc, ALUControl,
                         RegWrite, ALUSrc, MemWrite,
                 output
                               MemtoReg, PCSrc);
 wire [1:0] FlagW;
 wire PCS, RegW, MemW;
 decoder dec(Instr[27:26], Instr[25:20], Instr[15:12],
             PCS, RegW, MemW, MemtoReg, ALUSrc, FlagW,
             ImmSrc, RegSrc, ALUControl);
 condlogic cl(clk, reset, PCS, RegW, MemW,
              Instr[31:28], ALUFlags, FlagW,
              PCSrc, RegWrite, MemWrite);
endmodule
```

Decoder



Decoder

```
module decoder(input [1:0] Op,
               input [5:0] Funct,
               input [3:0] Rd,
               output PCS, RegW, MemW, MemtoReg,
                         ALUSrc,
               output [1:0] FlagW, ImmSrc, RegSrc,
                           ALUControl);
 wire Branch, ALUOp;
 maindecoder mdec(Op, Funct[5], Funct[0], RegSrc,
                   ImmSrc, ALUSrc, MemtoReg, MemW, RegW,
                  Branch, ALUOp);
 ALUdecoder aludec(ALUOp, Funct[4:0], FlagW, ALUControl);
  PClogic pcl(Rd, Branch, RegW, PCS);
endmodule
```

Main decoder

```
module maindecoder(input [1:0] Op,
                input Funct5, Funct0,
                output [1:0] RegSrc, ImmSrc,
                output ALUSrc, MemtoReg, MemW, RegW,
                            Branch, ALUOp);
 reg [9:0] controls;
 always @ (*)
   casex(Op)
     2'b00: if (Funct5) controls = 10'b0001001001; // DP imm
           else controls = 10'b0000001001; // DP reg
     2'b01: if (Funct0) controls = 10'b0101011000; // LDR
           2'b10:
            controls = 10'b1001100010; // B
     default:
                     controls = 10'bx; // Unimplemented
   endcase
 assign {Branch, MemtoReg, MemW, ALUSrc, ImmSrc,
        RegW, RegSrc, ALUOp} = controls;
endmodule
```

Main decoder

Op	Funct ₅	Funct ₀	Type	Branch	MemtoReg	MemW	ALUSrc	ImmSrc	RegW	RegSrc	ALUOp
00	0	X	DP Reg	0	0	0	0	XX	1	00	1
00	1	X	DP Imm	0	0	0	1	00	1	X0	1
01	X	0	STR	0	X	1	1	01	0	10	0
01	X	1	LDR	0	1	0	1	01	1	X0	0
10	X	X	В	1	0	0	1	10	0	X1	0

ALUDecoder

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Туре	$ALUC ontrol_{1:0}$	$FlagW_{1:0}$
0	X	X	Not DP	00 (Add)	00
1	0100	0	ADD	00 (Add)	00
		1			11
	0010	0	SUB	01 (Sub)	00
		1			11
	0000	0	AND	10 (And)	00
		1			10
	1100	0	ORR	11 (Or)	00
		1			10


ALUDecoder

```
module ALUdecoder(input
                       ALUOp,
                 input [4:0] Funct,
                  output reg [1:0] FlagW, ALUControl);
  always @ (*)
   if (ALUOp)
   begin // which DP Instr?
     case(Funct[4:1])
       4'b0100: ALUControl = 2'b00; // ADD
       4'b0010: ALUControl = 2'b01; // SUB
       4'b0000: ALUControl = 2'b10; // AND
       4'b1100: ALUControl = 2'b11; // ORR
       default: ALUControl = 2'bx; // unimplemented
     endcase
     FlagW[1] = Funct[0];
      FlagW[0] = Funct[0] &
                 (ALUControl == 2'b00 | ALUControl == 2'b01);
   end else begin
     ALUControl = 2'b00; // non-DP instr
     FlagW = 2'b00; // don't update Flags
    end
endmodule
```

PC Logic

```
PCS = ((Rd == 15) & RegW) | Branch
```

Conditional Logic



```
module condlogic(input clk, reset, PCS, RegW, MemW,
                 input [3:0] Cond, ALUFlags,
                 input [1:0] FlagW,
                 output PCSrc, RegWrite, MemWrite);
 wire [1:0] FlagWrite;
 wire [3:0] Flags;
 wire CondEx;
  flopenr #(2)flagreg1(clk, reset, FlagWrite[1],
                       ALUFlags[3:2], Flags[3:2]);
  flopenr #(2)flagreg0(clk, reset, FlagWrite[0],
                       ALUFlags[1:0], Flags[1:0]);
  condcheck cc(Cond, Flags, CondEx);
  assign FlagWrite = FlagW & {2{CondEx}};
  assign RegWrite = RegW & CondEx;
  assign MemWrite = MemW & CondEx;
  assign PCSrc = PCS & CondEx;
endmodule
```

```
module condcheck(input [3:0] Cond, Flags,
                                                        Mnemonic CondEx
                                                 cond
                 output reg CondEx);
                                                  0000
                                                       EQ
  wire neg, zero, carry, overflow, ge;
  assign {neg,zero,carry,overflow}=Flags;
                                                       NE
                                                  0001
  assign ge = (neg == overflow);
                                                        CS/HS
                                                  0010
  always @(*)
    case(Cond)
                                                        CC/LO
                                                  0011
      4'b0000: CondEx = zero; // EQ
                                                  0100
                                                        MI
      4'b0001: CondEx = ~zero; // NE
      4'b0010: CondEx = carry; // CS
                                                        PL
                                                  0101
      4'b0011: CondEx = ~carry; // CC
      4'b0100: CondEx = neg; // MI
                                                  0110
                                                        VS
      4'b0101: CondEx = \simneg; // PL
                                                  0111
                                                        VC
      4'b0110: CondEx = overflow; // VS
      4'b0111: CondEx = ~overflow; // VC
                                                  1000
                                                       HI
      4'b1000: CondEx = carry & ~zero; // HI
                                                 1001
                                                       LS
      4'b1001: CondEx = \sim(carry & \simzero);//LS
      4'b1010: CondEx = ge; // GE
                                                  1010
                                                        GE
      4'b1011: CondEx = \simge; // LT
                                                  1011
                                                        LT
      4'b1100: CondEx = ~zero & ge; // GT
      4'b1101: CondEx = \sim(\sim zero \& ge); // LE
                                                  1100
                                                        GT
      4'b1110: CondEx = 1'b1; // Always
                                                  1101
                                                        LE
      default: CondEx = 1'bx; // undefined
    endcase
                                                  1110
                                                       AL
endmodule
```

Z

 \overline{Z}

C

 \overline{C}

Ν

 \overline{N}

V

 \overline{V}

 $\overline{Z}C$

 $Z \text{ OR } \overline{C}$

 $\overline{N \oplus V}$


 $N \oplus V$

 $\overline{Z}(\overline{N \oplus V})$

Ignored

 $Z \text{ OR } (N \oplus V)$

Datapath



```
module datapath(input clk, reset, RegWrite, ALUSrc, MemtoReg, PCSrc,
                input [1:0] RegSrc, ImmSrc, ALUControl,
                input [31:0] Instr, ReadData,
                output [3:0] ALUFlags,
                output [31:0] PC, ALUResult, WriteData);
 wire [31:0] PCNext, PCPlus4, PCPlus8;
 wire [31:0] ExtImm, SrcA, SrcB, Result;
 wire [3:0] RA1, RA2;
   // next PC logic
  mux2 #(32) pcmux(PCPlus4, Result, PCSrc, PCNext);
  flopr #(32) pcreg(clk, reset, PCNext, PC);
  adder #(32) pcadd1(PC, 32'b100, PCPlus4);
  adder #(32) pcadd2(PCPlus4, 32'b100, PCPlus8);
   // register file logic
  mux2 #(4) ra1mux(Instr[19:16], 4'b1111, RegSrc[0], RA1);
  mux2 #(4) ra2mux(Instr[3:0], Instr[15:12], RegSrc[1], RA2);
  regfile rf(clk, RegWrite, RA1, RA2,
             Instr[15:12], Result, PCPlus8, SrcA, WriteData);
  mux2 #(32) resmux(ALUResult, ReadData, MemtoReg, Result);
  extend ext(Instr[23:0], ImmSrc, ExtImm);
   // ALU logic
  mux2 #(32) srcbmux(WriteData, ExtImm, ALUSrc, SrcB);
  alu alu(SrcA, SrcB, ALUControl, ALUResult, ALUFlags);
endmodule
```


ALU

endmodule

```
ALUControlFunction00Add01Subtract10AND11OR
```

mux2 #(32) alumux2 (SrcB, invSrcB, ALUControl[0], SignB);

ALU



Register file

```
CLK

WE3

RD1

A1

A2

RD2

A3


Register

WD3

File

R15
```

Adder



Adder with carry in and carry out

Immediate extension

ImmSrc	ExtImm	Description						
00	{24 0s} Instr _{7:0}	8-bit unsigned immediate for data-processing						
01	{20 0s} <i>Instr</i> _{11:0}	12-bit unsigned immediate for LDR/STR						
10	{6 Instr ₂₃ } Instr _{23:0} 00	24-bit signed immediate multiplied by 4 for B						
module	<pre>module extend(input [23:0] Instr,</pre>							
alwa	ys @ (*)							
ca	se(ImmSrc)							
	$2'b00: ExtImm = {24}$	4'b0, Instr[7:0]}; // 8-bit unsigned						
	$2'b01: ExtImm = {20}$	0'b0, Instr[11:0]};//12-bit unsigned						
	// 24-bit signed							
	2'b10: ExtImm = {{6	6{Instr[23]}}, Instr[23:0], 2'b00};						
(default: ExtImm = 3	32'bx; // undefined						
en	dcase							
endmod	ule							

Resettable flip-flop

Resettable flip-flop with enable

2:1 multiplexer

4:1 multiplexer

The testbench loads a program into the memories.

00 MAIN SUB R0, R15, R15 ; R0 = 0 E04F000 04 ADD R2, R0, #5 ; R2 = 5 E280200	05 0C 09
, , , , , , , , , , , , , , , , , , , ,	0C 09
00 300 00 410 00 10	09
08 ADD R3, R0, $\#12$; R3 = 12 E280300	
OC SUB R7, R3, #9 ; R7 = 3 E24370	20
10 ORR R4, R7, R2 ; R4 = 3 OR 5 = 7 E187400	JZ
14 AND R5, R3, R4 ; R5 = 12 AND 7 = 4 E003500	04
18 ADD R5, R5, R4 ; R5 = 4 + 7 = 11 E085500	04
1C SUBS R8, R5, R7; R8 = $11 - 3 = 8$, set Flags E055800	07
20 BEQ END ; shouldn't be taken 0A00000	O C
24 SUBS R8, R3, R4 ; R8 = 12 - 7 = 5 E053800	04
28 BGE AROUND ; should be taken AA00000	00
2C ADD R5, R0, #0 ; should be skipped E280500	00
30 AROUND SUBS R8, R7, R2 ; R8 = 3 - 5 = -2, set Flags $E057800$)2
34 ADDLT R7, R5, #1 ; R7 = 11 + 1 = 12 B285700	01
38 SUB R7, R7, R2 ; R7 = $12 - 5 = 7$ E047700	
3C STR R7, [R3, $\#84$]; mem[12+84] = 7 E583705	54
LDR R2, $[R0, #96]$; R2 = mem $[96]$ = 7 E590206	50
ADD R15, R15, R0 ; $PC = PC+8$ (skips next) $E08FF0$	00
48 ADD R2, R0, #14 ; shouldn't happen E280200	ЭE
4C B END ; always taken EA00000	01
50 ADD R2, R0, #13 ; shouldn't happen E280200	JD
54 ADD R2, R0, #10 ; shouldn't happen E280200	AC
58 END STR R2, [R0, $\#100$]; mem[100] = 7 E580200	54

The program in the previous page exercises all of the instructions by performing a computation that should produce the correct result only if all of the instructions are functioning correctly.


The program will write the value 7 to address 100 if it runs correctly, but it is unlikely to do so if the hardware is buggy.

This is an example of ad hoc testing.

The machine code is stored in a hexadecimal file called memfile.dat, which is loaded by the testbench during simulation.


The file consists of the machine code for the instructions, one instruction per line.

Data memory



```
module imem (input [31:0] adr,
             output reg [31:0] rd);
  always @ (adr)
    case (adr)
      32'h00: rd <= 32'hE04F000F;
      32'h04: rd <= 32'hE2802005;
      32'h08: rd <= 32'hE280300C;
      32'h0C: rd <= 32'hE2437009;
      32'h10: rd <= 32'hE1874002;
      32'h14: rd <= 32'hE0035004;
      32'h18: rd <= 32'hE0855004;
      32'h1C: rd <= 32'hE0558007;
      32'h20: rd <= 32'h0A00000C;
      32'h24: rd <= 32'hE0538004;
      32'h28: rd <= 32'hAA000000;
      32'h2C: rd <= 32'hE2805000;
      32'h30: rd <= 32'hE0578002;
      32'h34: rd <= 32'hB2857001;
      32'h38: rd <= 32'hE0477002;
      32'h3C: rd <= 32'hE5837054;
      32'h40: rd <= 32'hE5902060;
      32'h44: rd <= 32'hE08FF000;
      32'h48: rd <= 32'hE280200E;
      32'h4C: rd <= 32'hEA000001;
      32'h50: rd <= 32'hE280200D;
      32'h54: rd <= 32'hE280200A;
      32'h58: rd <= 32'hE5802064;
      32'h5C: rd <= 32'hEAFFFFE;
    endcase
endmodule
```

Instruction memory



Testbench

```
module testbench();
  reg clk, reset;
 wire [31:0] WriteData, DataAdr, Instr;
 wire MemWrite;
  // instantiate device to be tested
  top dut(clk, reset, WriteData, DataAdr, Instr, MemWrite);
  initial begin // initialize test
      reset <= 1; #1; reset <= 0;
  end
  always begin // generate clock to sequence tests
     clk = 1; #5; clk = 0; #5;
    if ($time>250) $finish;
  end
  initial
  begin
  $monitor(
       "clk=%b Instr=%h WriteData=%h, DataAdr=%h, MemWrite=%b",
       clk, Instr, WriteData, DataAdr, MemWrite);
  end
endmodule
```

Good links for learning Verilog

http://www.verilogpro.com/

http://vol.verilog.com/

http://www.verilog.com/

https://people.ece.cornell.edu/land/courses/ece5760/Verilog/

http://www.users.miamioh.edu/jamiespa/verilogTown/index.html

https://github.com/verilog-to-routing/vtr-verilog-to-routing

https://www.altera.com/support/training/course/ohdl1120.html

http://www.asic-world.com/verilog/verilinks.html

http://www.ece.uvic.ca/~fayez/courses/ceng465/vlogref.pdf

Exercise 17.1

In electronic circuits, the contact between two wires is shown as

The absence of contact (the wires are not connected) is shown as

However, all circuit diagrams in the lessons 14, 15, 16, 17 don't follow this convention (very bad!)

Go through each circuit diagram and mark every contact.

This will be on the quiz and exam.

Exercise 17.2

Modify the HDL code for the single-cycle ARM processor (in the file scp.v in Power Campus) to handle the instructions

CMP

TST

LSL

CMN

ADC

Enhance the testbench to test the new instructions.