




```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity odev5 is
       port( A_4: in STD_LOGIC_VECTOR (3 downto 0);
               B_4: in STD_LOGIC_VECTOR (3 downto 0);
               Clr alu, Preset: in STD LOGIC;
               S_select: in STD_LOGIC_VECTOR (2 downto 0);
               F_4: out STD_LOGIC_VECTOR (3 downto 0));
end odev5;
architecture Behavioral of odev5 is
begin
       process(A_4, B_4, Clr_alu, Preset, S_select)
       begin
               case S_select is
                      when "000" => F_4<="0000";
                      when "001" => F_4<=B_4 - A_4;
                      when "010" => F_4<=A_4 - B_4;
                      when "011" => F_4<=A_4 + B_4;
                      when "100" => F_4<=A_4 XOR B_4;
                      when "101" => F_4<=A_4 OR B_4;
                      when "110" => F_4<=A_4 AND B_4;
                      when "111" => F_4<="1111";
                      when others => NULL;
               end case;
       end process;
end Behavioral;
```


















Operation	Inputs S2 S1 S0	Outputs F
<mark>Clear</mark>	<mark>0 0 0</mark>	0000
B - A	001	B - A
A – B	010	A – B
ADD	011	A + B
XOR	100	A XOR B
OR	101	A OR B
AND	110	A AND B
Preset	111	1111

Name	Value	 99,995 ps	99,996 ps	99,997 ps	99,998 ps	99,999 ps
▶ 📷 a_4[3:0]	1000		1	000		
▶ 🕌 b_4[3:0]	1110		1	110		
Ū clr_alu	υ					
1 preset	σ					
s_select[2:0]	000			00		
f_4[3:0]	0000		0	000		
_	ľ					


Operation	Inputs S2 S1 S0	Outputs F
Clear	000	0000
<mark>B - A</mark>	<mark>0 0 1</mark>	<mark>B - A</mark>
A - B	010	A – B
ADD	011	A + B
XOR	100	A XOR B
OR	101	A OR B
AND	110	A AND B
Preset	111	1111



Operation	Inputs	Outputs
	S2 S1 S0	F
Clear	000	0000
B - A	001	B - A
A – B	<mark>0 1 0</mark>	<mark>A – B</mark>
ADD	011	A + B
XOR	100	A XOR B
OR	101	A OR B
AND	110	A AND B
Preset	111	1111

Name	Value	 299,995 ps	299,996 ps	299,997 ps	299,998 ps	299,999 ps
▶ 🕌 a_4[3:0]	1111		1	111		
▶ 🕌 b_4[3:0]	0111		0	111		
U clr_alu	Ū					
₩ preset	σ					
▶ ■ s_select[2:0]	010		(10		
► f _4[3:0]	1000		1	000		

Operation	Inputs	Outputs
	S2 S1 S0	F
Clear	000	0000
B - A	001	B - A
A - B	010	A – B
<mark>ADD</mark>	<mark>0 1 1</mark>	A + B
XOR	100	A XOR B
OR	101	A OR B
AND	110	A AND B
Preset	111	1111



Operation	Inputs	Outputs
	S2 S1 S0	F
Clear	000	0000
B - A	001	B - A
A – B	010	A - B
ADD	011	A + B
<mark>XOR</mark>	<mark>100</mark>	A XOR B
OR	101	A OR B
AND	110	A AND B
Preset	111	1111

Name	Value	 499,995 ps	499,996 ps	499,997 ps	499,998 ps	499,999 ps
▶ 🕌 a_4[3:0]	1001		1	001		
▶ <table-of-contents> b_4[3:0]</table-of-contents>	0101		0	101		
₩ clr_alu	σ					
1 preset	σ					
s_select[2:0]	100			00		
► f _4[3:0]	1100		1	100		
_	'					

Operation	Inputs	Outputs
	S2 S1 S0	F
Clear	000	0000
B - A	001	B - A
A – B	010	A – B
ADD	011	A + B
XOR	100	A XOR B
<mark>OR</mark>	<mark>1 0 1</mark>	A OR B
AND	110	A AND B
Preset	111	1111



Operation	Inputs	Outputs
	S2 S1 S0	F
Clear	000	0000
B - A	001	B - A
A – B	010	A - B
ADD	011	A + B
XOR	100	A XOR B
OR	101	A OR B
<mark>AND</mark>	<mark>1 1 0</mark>	<mark>A AND B</mark>
Preset	111	1111

Name	Value	 699,995 ps	699,996 ps	699,997 ps	699,998 ps	699,999 ps
▶ 📷 a_4[3:0]	1001		1	001		
▶ 🕌 b_4[3:0]	0101		0	101		
Ū clr_alu	σ					
₩ preset	σ					
s_select[2:0]	110			10		
► ¶ f_4[3:0]	0001		0	001		

Operation	Inputs	Outputs
	S2 S1 S0	F
Clear	000	0000
B - A	001	B - A
A - B	010	A – B
ADD	011	A + B
XOR	100	A XOR B
OR	101	A OR B
AND	110	A AND B
Preset	<mark>1 1 1</mark>	<mark>1 1 1 1</mark>

Name	Value	 799,995 ps	799,996 ps	799,997 ps	799,998 ps	799,999 ps
▶ 🕌 a_4[3:0]	1001		1	001		
▶ <table-of-contents> b_4[3:0]</table-of-contents>	0101		0	101		
ใ∰ clr_alu	υ					
1 preset	σ					
▶ 🕌 s_select[2:0]	111			11		
► f_4[3:0]	1111		1	111		