

```

Library IEEE;
USE IEEE.Std_logic_1164.all;

entity tff is

    port( T: in STD_LOGIC;

           Clock: in STD_LOGIC;

           Clear: in STD_LOGIC;

           Q: out STD_LOGIC);

```

```

end tff;

```

```

architecture Behavioral of tff is

```

```

begin

```

```

    toggle: process(T, Clock, Clear) is

```

```

        variable m: std_logic := '0';

```

```

    begin

```

```

        if (Clear = '1') then

```

```

            m := '0';

```

```

        elsif (rising_edge(Clock)) then

```

```

            if(T = '1') then

```

```

                m := not m;

```

```

            end if;

```

```

        end if;

```

```

        Q <= m;

```

```

    end process toggle;

```

```

end Behavioral;

```

```

-----

```

```

Library IEEE;

```

```

USE IEEE.Std_logic_1164.all;

```

```

entity odev3 is

```

```

    port( I: in STD_LOGIC;

```

```

           Clock: in STD_LOGIC;

```

```

           Qin_out: inout STD_LOGIC_VECTOR (2 downto 0);

```

```

           Q3: out STD_LOGIC);

```

```

end odev3;

```

architecture Behavioral of odev3 is

component tff is

```
port( T: in STD_LOGIC;
      Clock: in STD_LOGIC;
      Clear: in STD_LOGIC;
      Q: out STD_LOGIC);
```

end component;

component and_gate is

```
port( and_g1: in STD_LOGIC;
      and_g2: in STD_LOGIC;
      and_x: out STD_LOGIC);
```



end component;




signal K: STD_LOGIC_VECTOR(1 downto 0);

begin

```
B1: tff port map('1', Clock, '0', Qin_out(0));
B2: tff port map(Qin_out(0), Clock, '0', Qin_out(1));
B3: and_gate port map(Qin_out(0), Qin_out(1), K(0));
B4: tff port map(K(0), Clock, '0', Qin_out(2));
B5: and_gate port map(K(0), Qin_out(2), K(1));
B6: tff port map(K(1), Clock, '0', Q3);
```

end Behavioral;







The screenshot shows the Logic Analyzer interface with a timing diagram. The left pane lists the signals: clock, qin_out[2:0], [2], [1], [0], q3, and k[1:0]. The top pane shows the clock signal as a square wave. The middle pane shows the 3-bit output qin_out[2:0] with values 000, 001, 010, 011, 100, 101, 110. The bottom pane shows the 2-bit input k[1:0] with values 00, 01, 00. A yellow vertical line is positioned at 1,200.000 ns. The status bar at the bottom indicates X1: 1,200.000 ns.