

Resumen Datasheet Microchip PIC18F4550


1. Diagrama de pines del PIC18F4550:




2. Diagrama de bloques del PIC18F4550:




3. Diagrama de bloques del sistema de reloj del PIC18F4550:



4. Diagrama del sistema de reset del PIC18F4550:



5. Diagramas de la memoria de programa y de la memoria de datos del PIC18F4550:



6. Banco de registros SFR (parte1):

File Name	Bit 7	Bite	Bit 6	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
TOSU	-	-	-	Top-of-Stack	Upper Byte (T	08<20:16>)			0 0000	53, 60
TOSH	Top-of-Stack	High Byte (TO	8<15:8>)						0000 0000	53, 60
TOSL	Top-of-Stack	Low Byte (TO	9<7:0>)						0000 0000	53, 60
STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SPO	00-0 0000	53, 61
PCLATU	-	-	_	Holding Regis	ster for PC<20	:16>			0 0000	53, 60
PCLATH	Holding Regis	ster for PC<15	:8>						0000 0000	53, 60
PCL	PC Low Byte	(PC<7:0>)							0000 0000	53, 60
TBLPTRU	_	_	bit 21 ⁽¹⁾	Program Men	nory Table Pol	nter Upper By	te (TBLPTR<2	0:16>)	00 0000	53, 84
TBLPTRH	Program Mer	nory Table Pol	nter High Byte	(TBLPTR<15	(%)				0000 0000	53, 84
TBLPTRL	Program Mer	nory Table Pol	nter Low Byte	(TBLPTR<7:0	>)				0000 0000	53, 84
TABLAT	Program Mer	nory Table Lat	ch						0000 0000	53, 84
PRODH	Product Regi	ster High Byte							XXXX XXXX	53, 97
PRODL	Product Register Low Byte					_	XXXX XXXX	53, 97		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMRDIF	INTOIF	RBIF	0000 000x	53, 101
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	53, 102
INTCON3	INT2IP	INT1IP	-	INT2IE	INT1IE	-	INT2IF	INT1IF	11-0 0-00	53, 103
INDF0	Uses content	s of FSR0 to a	ddress data n	nemory – value	of FSR0 not	changed (not	a physical regi	ster)	N/A	53, 75
POSTINCE	Uses content	s of FSR0 to a	ddress data n	nemory - value	of FSR0 post	-incremented	(not a physica	i register)	N/A	53, 76
POSTDECO	Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical register)						N/A	53, 76		
PREINCO	Uses content	s of FSR0 to a	ddress data m	nemory - value	of FSR0 pre-	incremented (not a physical	register)	N/A	53, 76
PLUSWO	Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) – value of FSR0 offset by W					register) –	N/A	53, 76		
FSROH	Indirect Data Memory Address Pointer 0 High Byte						High Byte	0000	53, 75	
FSROL	Indirect Data	Memory Addre	ess Pointer 0 l	Low Byte					xxxx xxxx	53, 75
WREG	Working Reg	ister							XXXX XXXX	53
INDF1	Uses content	s of FSR1 to a	ddress data n	nemory – value	of FSR1 not	changed (not	a physical regi	ster)	N/A	53, 75
POSTINC1	Uses content	s of FSR1 to a	ddress data n	nemory – value	of FSR1 post	-incremented	(not a physica	i register)	N/A	53, 76
POSTDEC1	Uses content	s of FSR1 to a	ddress data n	nemory – value	of FSR1 post	-decremented	(not a physica	al register)	N/A	53, 76
PREINC1	Uses content	s of FSR1 to a	ddress data n	nemory – value	of FSR1 pre-	incremented (not a physical	register)	N/A	53, 76
PLUSW1	Uses content value of FSR		ddress data m	nemory – value	of FSR1 pre-	incremented (not a physical	register) –	N/A	53, 76
FSR1H	_	_	_	-	Indirect Data	Memory Addr	ess Pointer 1 i	High Byte	0000	53, 75
FSR1L	Indirect Data	Memory Addre	ess Pointer 1 l	Low Byte					XXXX XXXX	53, 75
BSR	_	_	_	_	Bank Select F	Register			0000	54, 65
INDF2	Uses content	s of FSR2 to a	ddress data n	nemory – value	of FSR2 not	changed (not	a physical regi	ster)	N/A	54, 75
POSTINC2	Uses content	s of FSR2 to a	ddress data n	nemory – value	of FSR2 post	-incremented	(not a physica	i register)	N/A	54, 76
POSTDEC2	Uses content	s of FSR2 to a	ddress data n	nemory – value	of FSR2 post	-decremented	(not a physica	al register)	N/A	54, 76
PREINC2	Uses content	s of FSR2 to a	ddress data n	nemory – value	of FSR2 pre-	incremented (not a physical	register)	N/A	54, 76
PLUSW2	Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register) – value of FSR2 offset by W					register) –	N/A	54, 76		
FSR2H	Indirect Data Memory Address Pointer 2 High Byte					High Byte	0000	54, 75		
FSR2L	Indirect Data	Memory Addre	ess Pointer 2 l	Low Byte					XXXX XXXX	54, 75
STATUS	-	_	-	N	OV	Z	DC	С	x xxxx	54, 73
TMR0H	Timer0 Regis	ter High Byte							0000 0000	54, 129
TMROL	Timer0 Regis	ter Low Byte							XXXX XXXX	54, 129

7. Banco de registros SFR (parte2):

File Name	Bit 7	Bit 6	Bit 6	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
OSCCON	IDLEN	IRCF2	IRCF1	IRCFO	OSTS	IOFS	SCS1	SCSD	0100 q000	54, 33
HLVDCON	VDIRMAG	-	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0-00 0101	54, 285
WDTCON	-	-	-	_	-	_	_	SWDTEN	0	54, 304
RCON	IPEN	SBOREN ⁽²⁾	_	RI	TO	PD	POR	BOR	0q-1 11q0	54, 46
TMR1H	Timer1 Regis	ter High Byte							xxxx xxxx	54, 136
TMR1L	Timer1 Regis	ter Low Byte							xxxx xxxx	54, 136
TICON	RD16	TIRUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	54, 131
TMR2	Timer2 Regis	ter		•		•		•	0000 0000	54, 138
PR2	Timer2 Period Register								1111 1111	54, 138
T2CON	-	T2OUTP83	T20UTPS2	T20UTP\$1	T2OUTP80	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	54, 137
SSPBUF	MSSP Receive Buffer/Transmit Register								XXXX XXXX	54, 198, 207
SSPADD	MSSP Addres	ss Register in	I ² C™ Slave m	ode. MSSP B	aud Rate Relo	ad Register in	I ² C™ Master	mode.	0000 0000	54, 207
SSPSTAT	SMP	CKE	D/Ā	P	S	R/W	UA	BF	0000 0000	54, 198, 208
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPMO	0000 0000	54, 199, 209
SSPCON2	GCEN	ACKSTAT	ACKDT/ ADMSK5 ⁽⁷⁾	ACKEN/ ADMSK4 ⁽⁷⁾	RCEN/ ADMSK3 ⁽⁷⁾	PEN/ ADMSK2 ⁽⁷⁾	RSEN/ ADMSK1 ⁽⁷⁾	SEN	0000 0000	54, 210
ADRESH	A/D Result Re	egister High B	yte						XXXX XXXX	54, 274
ADRESL	A/D Result Register Low Byte							xxxx xxxx	54, 274	
ADCONG	_	_	CHS3	CHS2	CHS1	CHSO	GO/DONE	ADON	00 0000	54, 265
ADCON1	_	-	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0qqq	54, 266
ADCON2	ADFM	-	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	54, 267
CCPR1H	Capture/Com	pare/PWM Re	gister 1 High B	Byte					XXXX XXXX	55, 144
CCPR1L	Capture/Com	pare/PWM Re	gister 1 Low E	lyte					xxxx xxxx	55, 144
CCP1CON	P1M1 ⁽³⁾	P1M0 ⁽³⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	55, 143, 151
CCPR2H	Capture/Com	pare/PWM Re	gister 2 High i	Byte					XXXX XXXX	55, 144
CCPR2L	Capture/Com	pare/PWM Re	gister 2 Low E	lyte					XXXX XXXX	55, 144
CCP2CON	_	_	DC281	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	55, 143
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	0100 0-00	55, 246
ECCP1DEL	PRSEN	PDC6 ⁽³⁾	PDC5 ⁽³⁾	PDC4 ⁽³⁾	PDC3 ⁽³⁾	PDC2 ⁽³⁾	PDC1 ⁽³⁾	PDC0 ⁽³⁾	0000 0000	55, 160
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPASO	PSSAC1	PSSACO	PSSBD1 ⁽³⁾	PSSBD0 ⁽³⁾	0000 0000	55, 161
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVRD	0000 0000	55, 281
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CMD	0000 0111	55, 275
TMR3H	Timer3 Regis	ter High Byte							XXXX XXXX	55, 141
TMR3L	Timer3 Regis	ter Low Byte							xxxx xxxx	55, 141
T3CON	RD16	T3CCP2	T3CKPS1	T3CKP80	T3CCP1	T3SYNC	TMR3CS	TMR30N	0000 0000	55, 139
SPBRGH	EUSART Bau	d Rate Gener	ator Register i	High Byte					0000 0000	55, 247
SPBRG	EUSART Bau	ud Rate Gener	ator Register I	Low Byte					0000 0000	55, 247
RCREG	EUSART Receive Register								0000 0000	55, 256
TXREG	EUSART Transmit Register								0000 0000	55, 253
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	55, 244
ROSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	55, 245

8. Banco de registros SFR (parte3):

File Name	Bit 7	Bite	Bit 6	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
EEADR	EEPROM Ad	dress Register							0000 0000	55, 91
EEDATA	EEPROM Da	ta Register							0000 0000	55, 91
EECON2	EEPROM Co	ntrol Register	2 (not a physic	cal register)					0000 0000	55, 82
EECON1	EEPGD	CFG8	-	FREE	WRERR	WREN	WR	RD	xx-0 x000	55, 83
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	1111 1111	56, 109
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	0000 0000	56, 105
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	0000 0000	56, 107
IPR1	SPPIP(3)	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	56, 108
PIR1	SPPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	56, 104
PIE1	SPPIE(3)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	56, 106
OSCTUNE	INTSRC	ı	ı	TUN4	TUN3	TUN2	TUN1	TUND	00 0000	56, 28
TRISE ⁽³⁾	ı	ı	ı	-	-	TRISE2	TRISE1	TRISEO	111	56, 126
TRISD ⁽³⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISDO	1111 1111	56, 124
TRISC	TRISC7	TRISCS	-	_	_	TRISC2	TRISC1	TRISCO	11111	56, 121
TRISB	TRISB7	TRIS86	TRISBS	TRISB4	TRISB3	TRISB2	TRISB1	TRISBO	1111 1111	56, 118
TRISA	ı	TRISA6(4)	TRISAS	TRISA4	TRISA3	TRISA2	TRISA1	TRISAD	-111 1111	56, 115
LATE[3]	ı	ı	ı	ı	ı	LATE2	LATE1	LATEO	xxx	56, 126
LATO ⁽³⁾	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	XXXX XXXX	56, 124
LATC	LATC7	LATCS	ı	-	-	LATC2	LATC1	LATCO	xxxxx	56, 121
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATBO	xxxx xxxx	56, 118
LATA	ı	LATA6 ⁽⁴⁾	LATA5	LATA4	LATA3	LATA2	LATA1	LATAD	-xxx xxxx	56, 115
PORTE	RDPU ⁽³⁾	-	-	_	RE3 ⁽⁸⁾	RE2 ⁽³⁾	RE1 ⁽³⁾	RE0 ⁽³⁾	0 x000	56, 125
PORTD ⁽³⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX XXXX	56, 124
PORTC	RC7	RC6	RC5 ⁽⁶⁾	RC4 ⁽⁶⁾	ı	RC2	RC1	RC0	xxxx -xxx	56, 121
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	56, 118
PORTA	-	RA6(4)	RA5	RA4	RA3	RA2	RA1	RAD	-x0x 0000	56, 115
UEP15	ı	ı	ı	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP14	ı	ı	ı	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP13	-	ı	ı	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP12	-	ı	ı	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP11	-	-	-	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP10	ı	ı	-	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP9	ı	ı	ı	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP8	ı	ı	ı	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP7	ı	ı	ı	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP6	1	-	-	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP5	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP4	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP3	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP2	-	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP1	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172
UEP0	_	_	_	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL	0 0000	57, 172

9. Banco de registros SFR (parte4):

File Name	Bit 7	Bite	Bit 6	Bit 4	Bits	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
UCFG	UTEYE	UOEMON	_	UPUEN	UTRDIS	FSEN	PPB1	PPB0	00-0 0000	57, 168
UADDR	_	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDRO	-000 0000	57, 173
UCON	_	PPBRST	SEO	PKTDIS	USBEN	RESUME	SUSPND	_	-0x0 000-	57, 166
USTAT	_	ENDP3	ENDP2	ENDP1	ENDP0	DIR	PPBI	-	-xxx xxx-	57, 171
UEIE	BTSEE	_	_	BTOEE	DFN8EE	CRC16EE	CROSEE	PIDEE	00 0000	57, 185
UEIR	BTSEF	_	_	BTOEF	DFN8EF	CRC16EF	CROSEF	PIDEF	00 0000	57, 184
UIE	_	SOFIE	STALLIE	IDLEIE	TRNIE	ACTVIE	UERRIE	URSTIE	-000 0000	57, 183
UIR	_	SOFIF	STALLIF	IDLEIF	TRNIF	ACTVIF	UERRIF	URSTIF	-000 0000	57, 181
UFRMH	_	_	_	_	-	FRM10	FRM9	FRM8	xxx	57, 173
UFRML	FRM7	FRM6	FRM5	FRM4	FRM3	FRM2	FRM1	FRMO	xxxx xxxx	57, 173
SPPCON ⁽³⁾	-	-	_	-	_	_	SPPOWN	SPPEN	00	57, 191
SPPEPS ⁽³⁾	RDSPP	WRSPP	1	SPPBUSY	ADDR3	ADDR2	ADDR1	ADDRO	00-0 0000	57, 195
SPPCFG ⁽³⁾	CLKCFG1	CLKCFG0	CSEN	CLK1EN	WS3	WS2	WS1	WSO	0000 0000	57, 192
SPPDATA ⁽³⁾	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATAD	0000 0000	57, 196

10. Registro STATUS:

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	N	OV	Z	DC(1)	C(2)
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4 N: Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative

(ALU MSB = 1).

1 = Result was negative

0 = Result was positive

bit 3 OV: Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude

which causes the sign bit (bit 7 of the result) to change state.

1 = Overflow occurred for signed arithmetic (in this arithmetic operation)

0 = No overflow occurred

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit Carry/Borrow bit(1)

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

1 = A carry-out from the 4th low-order bit of the result occurred

0 = No carry-out from the 4th low-order bit of the result


bit 0 C: Carry/Borrow bit⁽²⁾

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

11. Diagrama de fuentes de interrupción en el PIC18F4550:



12. Registro INTCON:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 GIE/GIEH: Global Interrupt Enable bit When IPEN = 0; 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high-priority interrupts 0 = Disables all interrupts PEIE/GIEL: Peripheral Interrupt Enable bit bit 6 When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1; 1 = Enables all low-priority peripheral interrupts (if GIE/GIEH = 1) 0 = Disables all low-priority peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit bit 5 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt bit 4 INTOIE: INTO External Interrupt Enable bit 1 = Enables the INT0 external interrupt 0 = Disables the INTO external interrupt RBIE: RB Port Change Interrupt Enable bit bit 3 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt TMR0IF: TMR0 Overflow Interrupt Flag bit bit 2 1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow INT0IF: INT0 External Interrupt Flag bit

0 = The INTO external interrupt did not occur

RBIF: RB Port Change Interrupt Flag bit(1)

bit 1

bit 0

Note 1: A mismatch condition will continue to set this bit. Reading PORTB, and then waiting one additional instruction cycle, will end the mismatch condition and allow the bit to be cleared.

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

1 = The INTO external interrupt occurred (must be cleared in software)

13. Registro INTCON2:

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

RBPU: PORTB Pull-up Enable bit bit 7 1 = All PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values bit 6 INTEDG0: External Interrupt 0 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge INTEDG1: External Interrupt 1 Edge Select bit bit 5 1 = Interrupt on rising edge 0 = Interrupt on falling edge INTEDG2: External Interrupt 2 Edge Select bit bit 4 1 = Interrupt on rising edge 0 = Interrupt on falling edge bit 3 Unimplemented: Read as '0' TMR0IP: TMR0 Overflow Interrupt Priority bit bit 2 1 = High priority 0 = Low priority bit 1 Unimplemented: Read as '0'

> 1 = High priority 0 = Low priority

RBIP: RB Port Change Interrupt Priority bit

14. Registro INTCON3:

bit 0

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	INT2IP: INT2 External Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 6	INT1IP: INT1 External Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 5	Unimplemented: Read as '0'
bit 4	INT2IE: INT2 External Interrupt Enable bit
	1 = Enables the INT2 external interrupt
	0 = Disables the INT2 external interrupt
bit 3	INT1IE: INT1 External Interrupt Enable bit
	1 = Enables the INT1 external interrupt
	0 = Disables the INT1 external interrupt
bit 2	Unimplemented: Read as '0'
bit 1	INT2IF: INT2 External Interrupt Flag bit
	1 = The INT2 external interrupt occurred (must be cleared in software)
	0 = The INT2 external interrupt did not occur
bit 0	INT1IF: INT1 External Interrupt Flag bit
	1 = The INT1 external interrupt occurred (must be cleared in software)
	0 = The INT1 external interrupt did not occur

15. Registro PIR1:

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
SPPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:				_
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7 SPPIF: Streaming Parallel Port Read/Write Interrupt Flag bit⁽¹⁾

1 = A read or a write operation has taken place (must be cleared in software)

0 = No read or write has occurred

bit 6 ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed (must be cleared in software)

0 = The A/D conversion is not complete

bit 5 RCIF: EUSART Receive Interrupt Flag bit

1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)

0 = The EUSART receive buffer is empty

bit 4 TXIF: EUSART Transmit Interrupt Flag bit

1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)

0 = The EUSART transmit buffer is full

bit 3 SSPIF: Master Synchronous Serial Port Interrupt Flag bit

1 = The transmission/reception is complete (must be cleared in software)

0 = Waiting to transmit/receive

bit 2 CCP1IF: CCP1 Interrupt Flag bit

Capture mode:

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare mode:

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode.

bit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

16. Registro PIR2:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	OSCFIF: Oscillator Fail Interrupt Flag b	nit.

1 = System oscillator failed, clock input has changed to INTOSC (must be cleared in software)

0 = System clock operating

bit 6 CMIF: Comparator Interrupt Flag bit

1 = Comparator input has changed (must be cleared in software)

0 = Comparator input has not changed

bit 5 USBIF: USB Interrupt Flag bit

1 = USB has requested an interrupt (must be cleared in software)

0 = No USB interrupt request

bit 4 EEIF: Data EEPROM/Flash Write Operation Interrupt Flag bit

1 = The write operation is complete (must be cleared in software) 0 = The write operation is not complete or has not been started

bit 3 BCLIF: Bus Collision Interrupt Flag bit

1 = A bus collision has occurred (must be cleared in software)

0 = No bus collision occurred

bit 2 HLVDIF: High/Low-Voltage Detect Interrupt Flag bit

1 = A high/low-voltage condition occurred (must be cleared in software)

0 = No high/low-voltage event has occurred

bit 1 TMR3IF: TMR3 Overflow Interrupt Flag bit

1 = TMR3 register overflowed (must be cleared in software)

0 = TMR3 register did not overflow

bit 0 CCP2IF: CCP2 Interrupt Flag bit

Capture mode:

1 = A TMR1 or TMR3 register capture occurred (must be cleared in software)

0 = No TMR1 or TMR3 register capture occurred

Compare mode:

1 = A TMR1 or TMR3 register compare match occurred (must be cleared in software)

0 = No TMR1 or TMR3 register compare match occurred

PWM mode:

Unused in this mode.

17. Registro PIE1:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 SPPIE: Streaming Parallel Port Read/Write Interrupt Enable bit⁽¹⁾ 1 = Enables the SPP read/write interrupt 0 = Disables the SPP read/write interrupt bit 6 ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt bit 5 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt bit 4 TXIE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt bit 3 SSPIE: Master Synchronous Serial Port Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt CCP1IE: CCP1 Interrupt Enable bit bit 2 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt TMR2IE: TMR2 to PR2 Match Interrupt Enable bit bit 1 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

18. Registro PIE2:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Rit is cleared	x = Bit is unknown

bit 7	OSCFIE: Oscillator Fail Interrupt Enable bit	

1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt

1 = Enabled 0 = Disabled

bit 6 CMIE: Comparator Interrupt Enable bit

1 = Enabled 0 = Disabled

bit 5 USBIE: USB Interrupt Enable bit

1 = Enabled 0 = Disabled

bit 4 EEIE: Data EEPROM/Flash Write Operation Interrupt Enable bit

1 = Enabled 0 = Disabled

bit 3 BCLIE: Bus Collision Interrupt Enable bit

1 = Enabled 0 = Disabled

bit 2 HLVDIE: High/Low-Voltage Detect Interrupt Enable bit

1 = Enabled 0 = Disabled

bit 1 TMR3IE: TMR3 Overflow Interrupt Enable bit

1 = Enabled 0 = Disabled

bit 0 CCP2IE: CCP2 Interrupt Enable bit

1 = Enabled 0 = Disabled

19. Registro IPR1:

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

SPPIP: Streaming Parallel Port Read/Write Interrupt Priority bit⁽¹⁾ bit 7 1 = High priority 0 = Low priority bit 6 ADIP: A/D Converter Interrupt Priority bit 1 = High priority 0 = Low priority RCIP: EUSART Receive Interrupt Priority bit bit 5 1 = High priority 0 = Low priority TXIP: EUSART Transmit Interrupt Priority bit bit 4 1 = High priority 0 = Low priority \$\$PIP: Master Synchronous Serial Port Interrupt Priority bit bit 3 1 = High priority 0 = Low priority CCP1IP: CCP1 Interrupt Priority bit bit 2 1 = High priority 0 = Low priority TMR2IP: TMR2 to PR2 Match Interrupt Priority bit bit 1 1 = High priority 0 = Low priority TMR1IP: TMR1 Overflow Interrupt Priority bit bit 0 1 = High priority

0 = Low priority

20. Registro IPR2:

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP
bit 7							bit 0

Legend:				\neg
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	OSCFIP: Oscillator Fail Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 6	CMIP: Comparator Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 5	USBIP: USB Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 4	EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 3	BCLIP: Bus Collision Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 2	HLVDIP: High/Low-Voltage Detect Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 1	TMR3IP: TMR3 Overflow Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 0	CCP2IP: CCP2 Interrupt Priority bit
	1 = High priority
	0 = Low priority

21. Registro RCON:

R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0
IPEN	SBOREN	_	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IPEN: Interrupt Priority Enable bit
	1 = Enable priority levels on interrupts
	 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6	SBOREN: BOR Software Enable bit ⁽¹⁾
	For details of bit operation, see Register 4-1.
bit 5	Unimplemented: Read as '0'
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 4-1.
bit 3	TO: Watchdog Time-out Flag bit
	For details of bit operation, see Register 4-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 4-1.
bit 1	POR: Power-on Reset Status bit ⁽²⁾
	For details of bit operation, see Register 4-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 4-1.

22. Diagrama de bloques del Timer0:

FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)





FIGURE 11-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



23. Registro TOCON:


R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR00N	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Rit is set	'0' = Bit is cleared	v = Bit is unknown

TMR0ON: Timer0 On/Off Control bit bit 7 1 = Enables Timer0 0 = Stops Timer0 T08BIT: Timer0 8-Bit/16-Bit Control bit bit 6 1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter T0CS: Timer0 Clock Source Select bit bit 5 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKO) T0SE: Timer0 Source Edge Select bit bit 4 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin PSA: Timer0 Prescaler Assignment bit bit 3 Timer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.
 Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output. bit 2-0 T0PS2:T0PS0: Timer0 Prescaler Select bits 111 = 1:256 Prescale value 110 = 1:128 Prescale value 101 = 1:64 Prescale value 100 = 1:32 Prescale value 011 = 1:16 Prescale value 010 = 1:8 Prescale value 001 = 1:4Prescale value 000 = 1:2 Prescale value

24. Diagrama de bloques del TImer1:

FIGURE 12-1: TIMER1 BLOCK DIAGRAM





25. Registro T1CON:

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 RD16: 16-Bit Read/Write Mode Enable bit

1 = Enables register read/write of Timer1 in one 16-bit operation

0 = Enables register read/write of Timer1 in two 8-bit operations

bit 6 T1RUN: Timer1 System Clock Status bit

1 = Device clock is derived from Timer1 oscillator
 0 = Device clock is derived from another source

bit 5-4 T1CKP\$1:T1CKP\$0: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value

bit 3 T10SCEN: Timer1 Oscillator Enable bit

1 = Timer1 oscillator is enabled 0 = Timer1 oscillator is shut off

The oscillator inverter and feedback resistor are turned off to eliminate power drain.

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Select bit

When TMR1CS = 1;

1 = Do not synchronize external clock input

0 = Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

bit 1 TMR1CS: Timer1 Clock Source Select bit

1 = External clock from RC0/T1OSO/T13CKI pin (on the rising edge)


0 = Internal clock (Fosc/4)

bit 0 TMR1ON: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

26. Diagrama de bloques del Timer2:



27. Registro T2CON:

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7								bit 0

Legend:							
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 7 Unimplemented: Read as '0'

bit 6-3 T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale

. 1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit


1 = Timer2 is on 0 = Timer2 is off

bit 1-0 T2CKP\$1:T2CKP\$0: Timer2 Clock Prescale Select bits


00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

28. Diagrama de bloques del CCP:


a. Modo Captura:




b. Modo Comparación:




c. Modo PWM:





29. Diagrama de bloques del módulo A/D:



30. Registro ADCON0:

U-O	U+0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/WH0
_	_	CH83	CH82	CH81	CHSD	GO/DONE	ADON
bit 7							bit 0

Legena:			
Legend: R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
n = Value at POR	"1" = Bit is set	'0' = Bit is cleared	x = Bit is unknown

31. Registro ADCON1:

U+O	U-0	R/W-0	R/W-0	R/W-0(1)	R/W(1)	RW(1)	RW(f)
_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7		•					bit 0

Legend: R - Readable bit W - Witable bit U - Unimplemented bit, read as '0' -n = Value at POR "1" = Bit is set "0" = Bit is cleared x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5 VCFG1: Voltage Reference Configuration bit (VREF- source)

1 = VREF- (AN2) 0 = VSS

VCFG0: Voltage Reference Configuration bit (VREF+ source)

1 - VREF+ (AN3) 0 - VDD

PCFG8:PCFG0: A/D Port Configuration Control bits: bit 3-0

PCFG8: PCFG0	AN12	AN11	AN10	AN9	ANB	AN7 [©]	(\$9NY	(gSNV	4NA	ENA	ANZ	AN1	ANO
00000#1	٨	٨	٨	٨	٨	٨	٨	٨	٨	٨	٨	٨	٨
0001	٨	٨	٨	٨	٨	٨	٨	٨	٨	٨	٨	٨	٨
0010	٨	٨	Α	٨	٨	٨	٨	٨	٨	٨	٨	٨	٨
0011	O	A	Α	Α	Α.	Α	Α	Α	Α	Α	Α	Α	Α
0100	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0101	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0110	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α
0111(1)	D	D	D	D	D	٨	٨	٨	٨	٨	٨	٨	٨
1000	D	D	D	D	D	D	٨	٨	٨	٨	٨	٨	٨
1001	D	D	D	D	D	D	٥	٨	Α	Α	Α	Α	Α
1010	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α
1011	D	D	D	D	D	D	D	D	D	٨	Α	Α	٨
1100	D	D	D	D	D	D	٥	D	D	D	Α	Α	٨
1101	D	D	D	D	D	D	٥	D	D	D	D	Α	٨
1110	D	D	D	D	D	D	٥	D	D	D	D	D	٨
1111	D	D	D	D	D	D	٥	D	D	D	D	D	D

A - Analog Input D - Digital I/O

32. Registro ADCON2:

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/WH0
ADFM	_	ACQT2	ACQT1	ACQTD	ADC82	ADCS1	ADC80
bit 7	•		•				bit 0

Legend: R - Readable bit W - Witable bit U = Unimplemented bit, read as '0' n = Value at POR "I" = Bit is set '0' - Bit is cleared x = Bit is unknown

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified 0 - Left Justified

Unimplemented: Read as '0'

bit 6 bit 5-3 ACQT2:ACQT0: A/D Acquisition Time Select bits

111 = 20 TAD 110 = 16 TAD

110 = 16 (AD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD(1)

bit 2-0 ADC82:ADC80: A/D Conversion Clock Select bits


111 = FRC (clock derived from A/D RC oscillator)⁽¹⁾ 110 = Fosc/64

1101 = F080/15 100 = F080/4 011 = FRC (clock derived from A/D RC oscillator)⁽¹⁾


010 = Fosc/32 001 = Fosc/8 000 = Fosc/2

33. Diagrama de bloques del Módulo EUSART:

a. Transmisor:



b. Receptor:



34. Fórmulas del BRG:

C	onfiguration B	its	BRG/EUSART Mode	Baud Rate Formula
SYNC	BRG16	BRGH	BRO/EUSART Mode	Baud Rate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]
0	0	1	8-bit/Asynchronous	Feee/[18 (n + 1)]
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]
0	1	1	16-bit/Asynchronous	
1	0	ж	8-bit/Synchronous	Fosc/[4 (n + 1)]
1	1	×	16-bit/Synchronous	

35. Registro BAUDCON:

R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-O	R/W-0	R/W+0
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
bit 7							bit 0

Legend:						
R - Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	"I" = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

- ABDOVF: Auto-Baud Acquisition Rollover Status bit
 - 1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software) $_0$ = No BRG rollover has occurred
- bit 6
 - RCIDL: Receive Operation Idle Status bit 1 = Receive operation is idle 0 = Receive operation is active
- bit 5 RXDTP: Received Data Polarity Select bit

- Asynchronous mode: 1 = RX data is inverted 0 = RX data received is not inverted

- Synchronous modes:

 1 = Received Data (DT) is inverted, idle state is a low level.

 0 = No inversion of Data (DT), idle state is a high level.
- bit 4 TXCKP: Clock and Data Polarity Select bit

- Asynchronous mode: 1 = TX data is inverted 0 = TX data is not inverted
- Synchronous modes: 1 = Clock (CK) is inverted, idle state is a high level.
- 0 No Inversion of Clock (CK), Idle state is a low level
- bit 3 BRG16: 16-Bit Baud Rate Register Enable bit
- 1 = 16-bit Baud Rate Generator SPBRGH and SPBRG
 - 0 = 8-bit Baud Rate Generator SPBRG only (Compatible mode), SPBRGH value ignored
- bit 2 Unimplemented: Read as '0'
- WUE: Wake-up Enable bit

- Asynchronous mode:

 1 = EUSART will continue to sample the RX pin interrupt generated on falling edge; bit cleared in
- hardware on following rising edge 0 = RX pin not monitored or rising edge detected

Synchronous mode: Unused in this mode.

ABDEN: Auto-Baud Detect Enable bit

bit 0

- Asynchronous mode:
 1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (SSh);
- cleared in hardware upon completion.

 0 = Baud rate measurement disabled or completed

Synchronous mode: Unused in this mode.

36. Registro TXSTA:

bit 7							bit 0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/WHO

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	"1" = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

CSRC: Clock Source Select bit bit 7

Asynchronous mode: Don't care.

- Synchronous mode:
- Master mode (clock generated internally from BRG)
 Slave mode (clock from external source)
- bit 6 TX8: 9-Bit Transmit Enable bit
 - 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission
- TXEN: Transmit Enable bit(1)
- 0 Transmit disabled SYNC: EUSART Mode Select bit bit 4
 - 1 Synchronous mode
 - 0 Asynchronous mode
- bit 3 SENDB: Send Break Character bit

Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 - Sync Break transmission completed

Synchronous mode: Don't care.

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode:

Synchronous mode: Unused in this mode

TRMT: Transmit Shift Register Status bit

1 = TSR empty 0 = TSR full

TX8D: 9th bit of Transmit Data bit 0

Can be address/data bit or a parity bit.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	"I" = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 8PEN: Serial Port Enable bit

1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset)

RX8: 9-Bit Receive Enable bit

1 = Selects 9-bit reception 0 = Selects 8-bit reception

bit 5 8REN: Single Receive Enable bit

Asynchronous mode: Don't care.

Synchronous mode — Master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave: Don't care.

CREN: Continuous Receive Enable bit bit 4

Asynchronous mode: 1 = Enables receiver 0 = Disables receiver

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

Asynchronous mode 8-bit (RX9 = <u>n</u>): Don't care.

FERR: Framing Error bit bit 2

 $1 = \mbox{Framing error}$ (can be updated by reading RCREG register and receiving next valid byte) $0 = \mbox{No framing error}$

OERR: Overrun Error bit bit 1

1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error

bit 0 RX8D: 9th bit of Received Data

This can be address/data bit or a parity bit and must be calculated by user firmware.