

Microcontroladores Laboratorio

Semana 4

1

Preguntas previas:

- Para qué sirven los condensadores de 0.1uF que se ven al costado de todos los IC's de un PCB?
 - Se les conoce como "decoupling capacitors" o condensadores de desacople, sirve para estabilizar el nivel de alimentación que recibe el IC.
- Los cristales tienen cuerpo metálico. ¿Sirve para alguna función en particular?
 - Sirve para proteger de interferencias electromagnéticas externas si es que conectas el cuerpo metálico a tierra (jaula de Faraday)


2

Agenda:

- Aplicaciones con RTC
- PWM con CCP

3


Ejemplo: Circuito con dos cristales



4

Trabajando el Timer1 y cristal de 32.768KHz

FIGURE 12-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



5

Configuración del registro T1CON

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1:T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	
bit 7						bit 0	


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 7 **RD16**: 16-Bit Read/Write Mode Enable bit
 1 = Enables register read/write of Timer1 in one 16-bit operation
 0 = Enables register read/write of Timer1 in two 8-bit operations
- bit 6 **T1RUN**: Timer1 System Clock Status bit
 1 = Device clock is derived from Timer1 oscillator
 0 = Device clock is derived from another source
- bit 5-4 **T1CKPS1:T1CKPS0**: Timer1 Input Clock Prescale Select bits
 11 = 1:8 Prescale value
 10 = 1:4 Prescale value
 01 = 1:2 Prescale value
 00 = 1:1 Prescale value
- bit 3 **T1OSCEN**: Timer1 Oscillator Enable bit
 1 = Timer1 oscillator is enabled
 0 = Timer1 oscillator is shut off
 The oscillator inverter and feedback resistor are turned off to eliminate power drain.
- bit 2 **T1SYNC**: Timer1 External Clock Input Synchronization Select bit
 When TMR1CS = 1:
 1 = Do not synchronize external clock input
 0 = Synchronize external clock input
 When TMR1CS = 0:
 This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.
- bit 1 **TMR1CS**: Timer1 Clock Source Select bit
 1 = External clock from RC0/T1OSO/T13CKI pin (on the rising edge)
 0 = Internal clock (Fosc/4)
- bit 0 **TMR1ON**: Timer1 On bit
 1 = Enables Timer1
 0 = Stops Timer1

T1CON = 0x0F

6

Diagrama de flujo



7

Configuración de interrupciones

REGISTER 9-10: RCON: RESET CONTROL REGISTER

R/W-1	R/W-1 ¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ²⁾	R/W-0
IPEN	SBORREN	---	RI	TO	PG	POR	BOR
bit 7							bit 0

Legend:
R = Readable bit
-n = Value at POR

bit 7 **IPEN**: Interrupt Priority Enable bit
 1 = Enable priority levels on interrupts
 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
 bit 6 **SBORREN**: BOR Software Enable bit¹⁾
 For details of bit operation, see Register 4-1.
 bit 5 **Unimplemented**: Read as '0'
 bit 4 **RI**: Reset Instruction Flag bit
 For details of bit operation, see Register 4-1.
 bit 3 **TO**: Watchdog Time-out Flag bit
 For details of bit operation, see Register 4-1.
 bit 2 **PG**: Power-on Reset Status bit²⁾
 For details of bit operation, see Register 4-1.
 bit 1 **POR**: Power-on Reset Status bit²⁾
 For details of bit operation, see Register 4-1.
 bit 0 **BOR**: Brown-out Reset Status bit
 For details of bit operation, see Register 4-1.

REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	---	INT2IE	INT1IE	---	INT2IF	INT1IF
bit 7							bit 0

Legend:
R = Readable bit
-n = Value at POR

bit 7 **INT2IP**: INT2 External Interrupt Priority bit
 1 = High priority
 0 = Low priority
 bit 6 **INT1IP**: INT1 External Interrupt Priority bit
 1 = High priority
 0 = Low priority
 bit 5 **Unimplemented**: Read as '0'
 bit 4 **INT2IE**: INT2 External Interrupt Enable bit
 1 = Enables the INT2 external interrupt
 0 = Disables the INT2 external interrupt
 bit 3 **INT1IE**: INT1 External Interrupt Enable bit
 1 = Enables the INT1 external interrupt
 0 = Disables the INT1 external interrupt
 bit 2 **Unimplemented**: Read as '0'
 bit 1 **INT2IF**: INT2 External Interrupt Flag bit
 1 = The INT2 external interrupt occurred (must be cleared in software)
 0 = The INT2 external interrupt did not occur
 bit 0 **INT1IF**: INT1 External Interrupt Flag bit
 1 = The INT1 external interrupt occurred (must be cleared in software)
 0 = The INT1 external interrupt did not occur

- TMR1 en alta prioridad
- INT1 en baja prioridad

REGISTER 9-4: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GOIE/IEH	PEIE/IEL	TMROIE	INT0IF	INT0IE	INT1IF	INT1IE	INT2IF
bit 7							bit 0

Legend:
R = Readable bit
-n = Value at POR

bit 7 **GOIE/IEH**: Global Interrupt Enable bit
 When IPEN = 1:
 1 = Enables all unmasked interrupts
 0 = Disables all interrupts
 When IPEN = 0:
 1 = Enables all high-priority interrupts
 0 = Disables all peripheral interrupts
 bit 6 **PEIE/IEL**: Peripheral Interrupt Enable bit
 When IPEN = 1:
 1 = Enables all unmasked peripheral interrupts
 0 = Disables all peripheral interrupts
 When IPEN = 0:
 1 = Enables all low-priority peripheral interrupts (if GOIE/IEH = 1)
 0 = Disables all low-priority peripheral interrupts
 bit 5 **TMROIE**: TMR0 Overflow Interrupt Enable bit
 1 = Enables the TMR0 overflow interrupt
 0 = Disables the TMR0 overflow interrupt
 bit 4 **INT0IE**: INT0 External Interrupt Enable bit
 1 = Enables the INT0 external interrupt
 0 = Disables the INT0 external interrupt
 bit 3 **INT1IE**: INT1 External Interrupt Enable bit
 1 = Enables the INT1 external interrupt
 0 = Disables the INT1 external interrupt
 bit 2 **INT2IF**: INT2 External Interrupt Flag bit
 1 = The INT2 external interrupt occurred (must be cleared in software)
 0 = The INT2 external interrupt did not occur
 bit 1 **INT1IF**: INT1 External Interrupt Flag bit
 1 = The INT1 external interrupt occurred (must be cleared in software)
 0 = The INT1 external interrupt did not occur
 bit 0 **INT0IF**: INT0 External Interrupt Flag bit¹⁾
 1 = At least one of the RB0-RB5 pins changed state (must be cleared in software)
 0 = None of the RB0-RB5 pins have changed state

REGISTER 9-6: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPPIE	ADIF	ADIE	TXIE	SSPIE	COP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:
R = Readable bit
-n = Value at POR

bit 7 **SPPIE**: Streaming Parallel Port Read/Write Interrupt Enable bit¹⁾
 1 = Enables the SPP read/write interrupt
 0 = Disables the SPP read/write interrupt
 bit 6 **ADIF**: A/D Converter Interrupt Enable bit
 1 = Enables the A/D interrupt
 0 = Disables the A/D interrupt
 bit 5 **ADIE**: A/D Converter Interrupt Enable bit
 1 = Enables the A/D interrupt
 0 = Disables the A/D interrupt
 bit 4 **TXIE**: USART Transmitt Interrupt Enable bit
 1 = Enables the USART transmit interrupt
 0 = Disables the USART transmit interrupt
 bit 3 **SSPIE**: Master Synchronous Serial Port Interrupt Enable bit
 1 = Enables the MSSP interrupt
 0 = Disables the MSSP interrupt
 bit 2 **COP1IE**: COP1 Interrupt Enable bit
 1 = Enables the COP1 interrupt
 0 = Disables the COP1 interrupt
 bit 1 **TMR2IE**: TMR2 to PR2 Match Interrupt Enable bit
 1 = Enables the TMR2 to PR2 match interrupt
 0 = Disables the TMR2 to PR2 match interrupt
 bit 0 **TMR1IE**: TMR1 Overflow Interrupt Enable bit
 1 = Enables the TMR1 overflow interrupt
 0 = Disables the TMR1 overflow interrupt

8

Código en MPASM


```

1  ;Este es un comentario, se le antecede un
2  list p=18f4550      ;Modelo del micro
3  #include <pi18f4550.inc>      ;Llamada
4
5  ;Directivas de preprocesador o bits d
6  CONFIG PLLDIV = 1      ; PLL P
7  CONFIG CPUDIV = OSC1_PLL2      ; System
8  CONFIG FOSC = XT_XT      ; Oscil
9  CONFIG FWRT = ON      ; Power
10 CONFIG BOR = OFF      ; Brown
11 CONFIG WDT = OFF      ; Watch
12 CONFIG CCP2MX = ON      ; CCP2
13 CONFIG PBADEN = OFF      ; PORTB
14 CONFIG MCLR = ON      ; MCLR
15 CONFIG LVP = OFF      ; Single
16
17 ;Aquí va el cblock o declaración de nomb
18 cblock 0x000
19 var_disp
20 endc
21
22 org 0x0000
23 goto init_conf
24
25 org 0x0008
26 goto TMR1_ISR
27
28 org 0x0018
29 goto INT1_ISR
30
31 ;Aquí se pueden declarar las constantes en la memoria de programa
32 org 0x0600
33 tabla_7s db 0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x67, 0x79, 0x79, 0x79, 0x79, 0x79, 0x79
34
35 org 0x0020
36 init_conf:
37     movlw 0x80
38     movwf TRISD
39     movlw HIGH tabla_7s
40     movwf TBLPTRH
41     clrf TBLPTRL
42     movlw 0x0E
43     movwf TICON
44     movlw 0x80
45     movwf TMR1H
46     clrf TMR1L
47     bcf RCON, IPEN
48     bcf INTCON3, INT1IP
49     bcf INTCON2, INTEDG1
50     bcf INTCON3, INT1IE
51     movlw 0x01
52     movwf PIE1
53     movlw 0xC0
54     movwf INTCON
55     clrf var_disp
56     movff var_disp, TBLPTRL
57     TBLRD*
58     movff TABLAT, LATD
59
60 loop:
61     goto loop
62
63 TMR1_ISR:
64     movlw 0x80
65     movwf TMR1H
66     movlw 0x00
67     movwf TMR1L
68     ; clrf TMR1L
69     movlw .9
70     cpfseq var_disp
71     goto aunno
72     clrf var_disp
73     goto final
74
75 aunno:
76     incf var_disp, f
77
78 final:
79     movff var_disp, TBLPTRL
80     TBLRD*
81     movff TABLAT, LATD
82     bcf PIE1, TMR1IF
83     retfie
84
85 INT1_ISR:
86     btf TICON, TMR1ON
87     bcf INTCON3, INT1IF
88     retfie
89     end

```

9

Circuito implementado



10