

Paco Reina Campo

	Abstract
DevOps for Hardware and Software Systems.	

Contents

1	$\mathbf{PL}A$													5
	1.1	REQU	IREMEN	${ m TTS}$		 		 		 		 		 6
	1.2	QUAL	ITY ASS	URANCE		 		 		 		 	 	 6
	1.3	CERTI	FICATIO	ON		 		 		 		 	 	 6
	1.4	DESIG	N LIFEC	CYCLE DATA		 		 		 		 		 7
_	~~													_
2	CO		~											8
	2.1													
	2.2													
				е										
	2.3													
				e: RTL										
		2.3.2	Software	: SRC		 		 		 		 		 10
3	BU	II D												11
J	3.1													
	9.1													
				GHDL										
				GIIDL										
		0.1.2		Icarus Verilog										
	3.2	COMP		V										
	3.4			GNU Compiler										
			3.2.1.1	MSP430 GNU										
			3.2.1.1	MSP430 GNU										
			_											
			3.2.1.3	MSP430 GNU										
			3.2.1.4	MSP430 GNU										
			-	SC GNU Compi										
			3.2.2.1	OpenRISC GN										
			3.2.2.2	OpenRISC GN										
			3.2.2.3	OpenRISC GN										
			3.2.2.4	OpenRISC GN										
				GNU Compiler										
			3.2.3.1	RISC-V GNU										
			3.2.3.2	RISC-V GNU										
			3.2.3.3	RISC-V GNU										
			3.2.3.4	RISC-V GNU										
	3.3	SYNTI												
		3.3.1		Design										
				Yosys-Qflow										
		3.3.2		or Model										
			3.3.2.1	Yosys-Symbifle	ow	 		 		 		 		 14
1	TO TO C	em.												1 =
4	TES	VALID	ATION											$\frac{15}{15}$
	4.1			· · · · · · · · · · · · · · · · · · ·										
			4.1.1.1	TestBench SV										
				TestBench OS		 	• •	 	• •	 • •	• •	 	 •	 15 15
			411/	LESLIDEDON LINE	3/ 3/ 13/1									1 "

	4.1.2 Software	15 16 16 16
5	RELEASE	17
6	DEPLOY	18
7	OPERATE	20
8	MONITOR.	21

List of Tables

1.1	Hardware DevOps																																						6
-----	-----------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---

List of Figures

1.1	DevOps Toolchain	ļ
1.2	Hardware Project Workflow	ļ
1.3	Software Project Workflow	ţ
6.1	Global Dependences	18

PLAN

Figure 1.1: DevOps Toolchain

• Hardware Project Workflow

Figure 1.2: Hardware Project Workflow

• Software Project Workflow




Figure 1.3: Software Project Workflow

Table 1.1: Hardware DevOps

CONTROL	DEVELOP	OPERATION
certification doc quality requirements	bench model validation rtl/src source verification	sim compilation synthesis

.

FOLDER	NORMATIVE	TECHNOLOGY
requirements	IEEE STD 1850-2010	PSL
	OMG-2.5.1.	UML
certification	RTCA DO-254	
	RTCA DO-178C	
quality	ISO 9001-2015	
doc	IEEE STD $1685-2014$	IP-XACT
	IEEE STD $1735-2014$	
source	RTCA DO-254	
	RTCA DO-178C	
bench	IEEE STD 1076-2019	VHDL
	IEEE STD 1800-2017	SystemVerilog
model	IEEE STD 1076-2019	VHDL
	IEEE STD 1800-2017	SystemVerilog
validation	IEEE STD 1076-2019	OSVVM
rtl/src	IEEE STD 1076-2019	VHDL
,	IEEE STD $1364-2005$	Verilog
verification	IEEE STD 1800.2-2020	UVM

1.1 REQUIREMENTS

1.2 QUALITY ASSURANCE

1.3 CERTIFICATION

...

•••											 	 •••	 	 ••	 ••••	
1	.4	DE	\mathbf{SIG}	$\cdot \mathbf{N} \mathbf{I}$	LIFE	$\mathbf{C}^{\mathbf{N}}$	\mathbf{YC}	${f LE}$	$\mathbf{D}\mathbf{A}'$	ΓA						
••	••••••			••••		•••••		• ••• •	••••		 	 • ••••	 ••••	 •••	 	
•••											 	 	 	 •••	 	

CODE

GIT
• Save credentials
git configglobal credential.helper cache git pull
• Recursively clone repository "REPOSITORY" of user "USER"
git clonerecursive https://github.com/USER/REPOSITORY.git
• Remove submodule "repository"
git rm -rf repository
\bullet Add submodule "repository" with the content of the repository "REPOSITORY" of the user "USER"
git submodule addforce https://github.com/USER/REPOSITORY.git repository
• Save work "WORK"
git add * git commit -m "WORK" git push origin master
• Remove last commit
git resethard HEAD^ git push origin -f
• Update repository "FORKED-REPOSITORY" of the user "USER"
git remote add upstream https://github.com/USER/FORKED-REPOSITORY.git git fetch upstream git checkout master git rebase upstream/master git push -f origin master

SVN
• Save credentials
svn checkoutusername USERpassword PASSWORD https://github.com/USER/REPOSITORY
Remove submodule "repository"
svn delete repository
• Save work "WORK"
git add * svn commit -m "WORK"
2.1 SOURCE
2.2 MODEI
2.2 MODEL
2.2.1 Hardware
<pre>findtype f -name '*.vhd' -exec emacs -batch {} -f vhdl-beautify-buffer -f save-buffer \;</pre>
<pre>findtype f -name '*.sv' -exec verible-verilog-format \inplace \</pre>
wrap_spaces=2 \column_limit=256 \
port_declarations_alignment=align \
port_declarations_indentation=indent \
named_port_alignment=align \named_port_indentation=indent \
named_port_indentation=indent \formal_parameters_alignment=align \
named_parameter_alignment=align \
class_member_variable_alignment=align \enum_assignment_statement_alignment=align \
EDDIN GOOTEDING OF CHEMETE OF EDDING HEALTHAND

struct_union_members_alignment=align \assignment_statement_alignment=align \case_items_alignment=align \distribution_items_alignment=align \module_net_variable_alignment=align \nocompact_indexing_and_selections \expand_coverpoints {} \;
findtype f -name '*.vhd' -exec vhdl2verilog {} \;
findtype f -name '*.sv' -exec verilog2vhdl {} \;
2.2.2 Software
2.3 DESIGN
2.3.1 Hardware: RTL
2.3.2 Software: SRC

BUILD

3.1 SIM
3.1.1 VHDL
3.1.2 Verilog
3.1.2.1 Icarus Verilog
3.2 COMPILATION

	·····	
3.2.1	MSP430 GNU Compiler Collection	
3.4.1	Wist 450 GNO Compiler Conection	
	·····	
2 2 1 1	MSP430 GNU C	
0.2.1.1	MSI 450 GNO C	
	·····	
3212	MSP430 GNU C++	
0.2.1.2	MSI 450 GIVO OTT	
	·····	
3213	MSP430 GNU Go	
0.2.1.0	1101 100 GIVE GO	
	••••	
3.2.1.4	MSP430 GNU Rust	
312111	1122 100 0110 1040	
3.2.2	OpenRISC GNU Compiler Collection	
0.2.2	openities are compiler conceiled	
3.2.2.1	OpenRISC GNU C	
3.2.2.2	OpenRISC GNU C++	
3.2.2.3	OpenRISC GNU Go	

3.2.2.4 OpenRISC GNU Rust
3.2.3 RISC-V GNU Compiler Collection
3.2.3.1 RISC-V GNU C
3.2.3.2 RISC-V GNU C++
3.2.3.3 RISC-V GNU Go
3.2.3.4 RISC-V GNU Rust
3.3 SYNTHESIS
3.3.1 ASIC for Design

3.3.1.1 Yosys-Qflow
type:
cd synthesis/qflow
source flow.sh
3.3.2 FPGA for Model
3.3.2.1 Yosys-Symbiflow
type:
cd synthesis/symbiflow
source flow.sh

TEST

4.1 VALIDATION
4.1.1 Hardware
4.1.1.1 TestBench SV
4.1.1.2 TestBench OSVVM
4.1.2 Software
4.2 VERIFICATION

4.2.1 Hardware
4.2.1.1 TestBench SV
4.2.1.2 TestBench UVM
4.2.2 Software

RELEASE

DEPLOY




Figure 6.1: Global Dependences

- # Install FuseSoC
 pip3 install --upgrade --user fusesoc
- # Uninstall FuseSoC
 pip3 uninstall fusesoc
- # Environment FuseSoC
 export PATH=~/.local/bin:\$PATH
- # Check FuseSoC version
 fusesoc --version
- # Folder
 rm -rf workspace
 mkdir workspace
 cd workspace

Start
fusesoc library add fusesoc-cores https://github.com/fusesoc/fusesoc-cores
fusesoc core list
Simulation FuseSoC < 2.0
fusesoc simsim=verilator mor1kx-generic
fusesoc simsim=verilator mor1kx-genericelf-load hello.elf
Simulation FuseSoC 2.0
fusesoc runtarget=sim i2c

OPERATE

MONITOR