

## Memory Hierarchy

Primary memory / Physical / main mem. (original)

RAM → constant power supply, volatile } chip-memory,  
ROM → non-volatile } expensive,  
fast

Secondary mem (to increase storage capacity)

HD → } magnetic disk  
FD (floppy disk) }  
CD → } optical disk  
DVD → }  
pendrive - semiconductor

HD, FD, CD, DVD

data acquiring rate =

rate of disk rotation (rpm)


(fast & cheap) → secondary mem


for operation      \  
for storage

Q. How speed increases of . by increasing

RAM size?

ପାଇଁ କେବଳ ମୁଖ୍ୟ ଦେଖିବାର ଆବଶ୍ୟକ  
ହିଁଲେ ଏବଂ ଯାଇଁ କେବଳ ଯୋଗ୍.



Virtual Memory Management through Paging:ROM:

BIOS:

basic I/O O/P systems  
OP run → load in RAM

**Paging:** It is a virtual memory management system. It tells how information come from hard disk into RAM.

**Paging Page:** Division of virtual memory.

**Page frame:** Division of main memory.

**Hit:** If processor find something in MM,


**Page fault:** If processor don't find something in MM,

go to V.M.

**Hit Ratio:**  $\frac{N_1}{N_1 + M_2}$  = num of hit upon total attempt.

how many times found → and not found

## Paging:



- All page size is 9KB.
- If RAM is full, then extra part some portion of RAM will be replaced.

## Page Replacement:

What are the conditions for replacement?

1. Page Fault
2. Page should be empty.

Whenever there is page fault and there is no empty page available in main memory, page from the main memory is replaced by the page from virtual memory.

brut force basis

count your work  
brut force

Dirty bit: by default 0, when write operation: 1

if dirty bit = 0, replace

u (u<sub>1</sub> u<sub>2</sub> = 1, copy and replace dirty page.

Page replacement algo:

i) FIFO → First in first out

ii) LRU → Least recently used

iii) LFU → u frequently u

Thrashing: when too many page fault.


LRU: Page that have not used for the longest time

will be replaced.

LFU: Page in the lowest count will be replaced.

Address translation: Converting Virtual Address into

Physical Address.



To know which page is in which frame, there is a table called page table.

Translation look ahead buffer: (TLB)

TLB keep the most recently used entry / page

1st search, TLB  $\rightarrow$  then page table (slow)

simultaneously search TLB and page table

TLB: 32 most recently page.

CT-3: pipelining, Hazard

Addressing Mode, band, addition

without state diagram

mapping




ossible fault conditions: multiple bit conflict

## Lecture-21

Date: 16.07.29

DMA: Direct Memory Access

→ Transferring data between memory and I/O without utilizing processor.



- To do data transfer control, signal is needed, that's why memory and I/O unit transfer data.
- DMA is used for bulk amount of data transfer.

Bus master → control bus

processor → generates control signal


Read → transferring data memory to processor

Q. Why don't we transfer data between memory and I/O?

Q. What is DMA concept? When we use it?

9 steps for 2 bytes, small amount. DMAE is needed when heavy amount of data is required. It's a controller, hardware based.

### Example of instruction:



Hence, 5 fetch and 5 decodes will happen for 1 byte.

for 1 byte, loop will run 1 cycle and 1KB data transfer

### Q. Why DMA is efficient?

⇒ 1. Hence data transfer happens directly without processor, so, cycle reduces here.

2. As, it is hardware based, so no instruction should be given for fetching and decoding. So, it requires no time for fetching and decoding.

steps: 1. DMAE give hold=1

2. P relinquishes system bus

3. P gives HLDA

4. DMAE perform data transfer

5. DMA gives hold=0

6. P again become bus master

DMAE contains two reg →

CAR → current address register

(gives the starting address of transferred file)


CWER → current word count register

(gives the size of transferred file)

P → DMAE (CAR and CWER) → wait for a contention


→ iDMAR; h=1, → HLDA → DACK to I/O →

DMAE start to data transfer → CAR++, CWER=0




### Types of DMA

- i) Block Transfer / Burst Method → continuous use of bus
- ii) Cycle Stealing / 1 byte transfer
- iii) Demand Transfer / No need to fetch and decode, only execution
- iv) Hidden Mode



i) Block Transfer: Advantage: fast  
Dis - processor ties idle.

ii) Cycle Stealing: Advantage: fast but slower than block transfer, twice of it.



### iii) Demand transfer (added feature)

DREQ = 1/0

take some intermediate time to get ready for next stage. It is ensured by checking DREQ.

### iv) Hidden mode:

When processor remains idle, this DMA work on take data from processor.



CISC: i) Complex instruction set

computer

ii) Flexible inst. format

iii) more addressing mode

iv) memory based

v) less register

vi) poor pipelining (may have gap)

vii) variable execution time

viii) microprogrammed CPU

ix) microprocessor 8085, 8086 (example)

RISC: i) Reduced instruction set computer.

ii) rigid inst. format

iii) less addressing mode

iv) register based (load, store mem)

v) more reg

vi) Excellent pipelining (bus free)

vii) fixed execution time

viii) hardware CPU

ix) microcontroller, ARM, PIC