LAB 4: ARITHMETIC LOGIC UNIT

Purpose

The purpose of this lab is to design an arithmetic logic unit with VHDL language and Vivado, also implement it into Basys3. The switches will be inputs and LEDs will be outputs. ALU has at least 8 functions, including summation and substraction.

Methodology

Initially, eight different functions which will be implemented are determined. "arithmeticlogicunit.vhd" module, which is the top module is written. Two initial functions are determined as addition, substraction on lab manual. Other six functions are chosen as comparison, circular shift, left shift, XNOR, NAND, and NOR. For ALU, 4 bit unsigned binary numbers chosen. The implementation on basys3 investigates results.

Design Specifications

While implementing this ALU, 4-bit unsigned numbers are used and with select inputs, the chosen functions performed. Additionally, in order to make addition and subtraction operations, full adder and half adder are implemented. The following table illustrates chosen pins, functions and outputs.

Operation	Select	Input	Output
Addition	000	А,В	A+B
Substraction	001	А,В	A-B
Circular Shift	010	A	Circular Shift A(a3,a2,a1)
Comparison	011	А,В	A', B'
Left Shift	100	A	Left Shift A(a1,a2,a3)
Bitwise Xnor	101	А,В	A xnor B
Bitwise nand	110	А,В	A nand B
Bitwise Nor	111	А,В	Not(A or B)

Table-1: Functionality Table




Figure-1: Simulation Result of ALU




Figure-2: RTL Schematic of ALU

Pin set of circuit design is:

V17:inputpin_A1 V16: inputpin_A2 W16: inputpin_B3 W15: inputpin_B1 V15: inputpin_B2 W14: inputpin_B3 U16: out_m(0) E19: out_m(1) U19: out_m(2) V19: out_m(3)

Results

RTL design for some of operations are provided in figure 11, figure 12 and figure 13. Additionally, 8 different input cases for operations and their results in basys3 board also added into figure-3 – figure-10. My results matched with expected from table-1 and the design of ALU claims the experiment was consistent.



Figure 3: Addition



Figure-4: Substraction



Figure-5: Circular Shift



Figure-6: Comparison



Figure-7: Left Shift




Figure-8: Bitwise XNOR



Figure-9: Bitwise Nand



Figure-10: Bitwise Nor





Figure-11: Comparison RTL Design






Figure-13: Summation RTL design

Conclusion

In conclusion, the ALU design is implemented via VHDL into basys3 on this lab. I get experienced on creating arithmetic logic unit using basys3, VHDL, and also get more knowledged about Vivado interface. Eight different input combinations are used and I get familiar with different operations such as substraction, shifting, addition. To do that we choose eight different functions, and 6 inputs are inputted into the design and the outputs are 3-bit. To call these operations select function is used. I also have some difficulties with connection of my basys3 board with computer, however, I fixed it. The experiment was successfull as my results matched with truth table.

References

Hanna, K. T. (2021, August 9). What is an arithmetic-logic unit (ALU) and how does it work?. WhatIs. https://www.techtarget.com/whatis/definition/arithmetic-logic-unit-ALU

Wikimedia Foundation. (2024, March 6). *Arithmetic logic unit*. Wikipedia. https://en.wikipedia.org/wiki/Arithmetic_logic_unit

https://github.com/SemihAkkoc/EEE102

Appendix

Arithmeticlogicunit.vhd

entity arithmeticlogicunit is

```
Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in
STD LOGIC;
      sel: in std logic vector(2 downto 0);
      out m: out std logic vector(3 downto 0));
end arithmeticlogicunit;
architecture alu rtl of arithmeticlogicunit is
component summation
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in std logic;
      out m: out std logic vector(3 downto 0));
end component;
component substraction
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in std logic;
      out m: out STD LOGIC vector(3 downto 0));
end component;
component circularshift
  Port (inputpin A1, inputpin A2, inputpin A3: in std logic;
      out m: out STD LOGIC vector(3 downto 0));
end component;
component leftshift
  Port (inputpin A1, inputpin A2, inputpin A3: in std logic;
      out m: out STD LOGIC vector(3 downto 0));
end component;
component comparisonoperator
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in std logic;
      out m: out STD LOGIC vector(3 downto 0));
end component;
component xnor gate operator
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in std logic;
      out m: out STD LOGIC vector(3 downto 0));
end component;
component nand gate operator
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in std logic;
      out m: out STD LOGIC vector(3 downto 0));
end component;
component nor gate operator
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in std logic;
      out m: out STD LOGIC vector(3 downto 0));
end component;
signal inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: std logic;
signal outputpin1, outputpin2, outputpin3, outputpin4, outputpin5, outputpin6, outputpin7, outputpin8:
std logic vector(3 downto 0);
```

```
begin
inputpinA1 <= inputpin A1;
inputpinA2 <= inputpin A2;
inputpinA3 <= inputpin A3;
inputpinB1 <= inputpin B1;
inputpinB2 <= inputpin B2;
inputpinB3 <= inputpin B3;
u1: summation
port map(inputpin A1 => inputpinA1,inputpin A2 => inputpinA2, inputpin A3 => inputpinA3,
     inputpin B1 => inputpinB1,inputpin B2 => inputpinB2, inputpin B3 => inputpinB3,
     out m => outputpin1);
u2: substraction
port map(inputpin A1 => inputpinA1,inputpin A2 => inputpinA2, inputpin A3 => inputpinA3,
     inputpin B1 => inputpinB1,inputpin B2 => inputpinB2, inputpin B3 => inputpinB3,
     out m => outputpin2);
u3: circularshift
port map(inputpin A1 => inputpinA1,inputpin A2 => inputpinA2, inputpin A3 => inputpinA3,
     out m => outputpin3);
u4: comparisonoperator
port map(inputpin A1 => inputpinA1,inputpin A2 => inputpinA2, inputpin A3 => inputpinA3,
     inputpin B1 => inputpinB1,inputpin B2 => inputpinB2, inputpin B3 => inputpinB3,
     out m => outputpin4);
u5: leftshift
port map(inputpin A1 => inputpinA1,inputpin A2 => inputpinA2, inputpin A3 => inputpinA3,
     out m => outputpin5);
u6: xnor gate operator
port map(inputpin A1 => inputpinA1,inputpin A2 => inputpinA2, inputpin A3 => inputpinA3,
     inputpin B1 => inputpinB1,inputpin B2 => inputpinB2, inputpin B3 => inputpinB3,
     out m => outputpin6);
u7: nand gate operator
port map(inputpin A1 => inputpinA1,inputpin A2 => inputpinA2, inputpin A3 => inputpinA3,
     inputpin B1 => inputpinB1,inputpin B2 => inputpinB2, inputpin B3 => inputpinB3,
     out m => outputpin7);
u8: nor gate operator
port map(inputpin A1 => inputpinA1,inputpin A2 => inputpinA2, inputpin A3 => inputpinA3,
     inputpin B1 => inputpinB1,inputpin B2 => inputpinB2, inputpin B3 => inputpinB3,
     out m => outputpin8);
process(sel, outputpin1, outputpin2, outputpin3, outputpin4, outputpin5, outputpin6, outputpin7,
```

outputpin8) begin

if sel = "000" then

```
out m <= outputpin1;
  elsif sel = "001" then
    out m <= outputpin2;
  elsif sel = "010" then
    out m \le outputpin3;
  elsif sel = "011" then
    out m \le outputpin4;
  elsif sel = "100" then
    out m \le outputpin5;
  elsif sel = "101" then
    out m <= outputpin6;
  elsif \overline{\text{sel}} = "110" then
    out m \le outputpin7;
  elsif sel = "111" then
    out m \le outputpin8;
  else
    out m \le "0000";
  end if:
end process;
end alu rtl;
Addition.vhd
     library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity summation is
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in
STD LOGIC;
      out m: out STD LOGIC vector(3 downto 0));
end summation;
architecture Behavioral of summation is
component halfadderoperator
  Port (in hal: in STD LOGIC;
      in ha2: in STD LOGIC;
      out has: out STD LOGIC;
      out hac : out STD LOGIC);
end component;
component fulladderoperator
  Port (in fal: in STD LOGIC;
      in fa2: in STD LOGIC;
      in fa3: in STD LOGIC;
      out fas: out STD LOGIC;
      out fac : out STD LOGIC);
end component;
signal hac, fac1: std logic;
begin
    hal:halfadderoperator
  port map(in ha1 => inputpin A1, in ha2 => inputpin B1,
       out has => out m(0), out hac => hac);
  fa1:fulladderoperator
  port map(in fa1 => hac, in fa2 => inputpin A2, in fa3 => inputpin B2,
       out fas => out m(1), out fac => fac1);
```

```
fa2:fulladderoperator
  port map(in fa1 => fac1, in fa2 => inputpin A3, in fa3 => inputpin B3,
       out fas => out_m(2), out_fac => out_m(3));
end Behavioral;
halfadderoperator.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity halfadderoperator is
  Port (ih1: in STD LOGIC;
      ih2: in STD LOGIC;
      outs : out STD_LOGIC;
      outc: out STD_LOGIC);
end halfadderoperator;
architecture Behavioral of halfadderoperator is
begin
outs <= ih1 xor ih2;
outc <= ih1 and ih2;
end Behavioral
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
Fulladderoperator.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL
entity fulladderoperator is
  Port (if1: in STD LOGIC;
```

```
if2: in STD LOGIC;
      if3: in STD LOGIC;
      outfc: out STD LOGIC;
      outfs: out STD LOGIC);
end fulladderoperator;
architecture rtladder of fulladderoperator is
begin
outfs <= if1 xor if2 xor if3;
outfc <= (if1 and if2) or (if1 and if3) or (if2 and if3);
end rtladder;
substractor.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity substraction is
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in
STD LOGIC;
      out m: out STD LOGIC vector(3 downto 0));
end substraction;
architecture Behavioral of substraction is
component full adder
  Port (if1: in STD LOGIC;
      if2: in STD LOGIC;
      if3: in STD LOGIC;
      outs: out STD LOGIC;
      outc : out STD LOGIC);
end component;
signal dummy, fac1, fac2, fa 2, fa 3, fa 31: std logic;
begin
  fa 2 \le \text{inputpin B1 xor '1'};
  fa 3 <= inputpin B2 xor '1';
  fa 31 <= inputpin B3 xor '1';
  fal:full adder
  port map(in fa1 => inputpin A1, in fa2 => fa 2, in fa3 => '1',
       out fas => out m(0), out fac => fac1);
  fa2:full adder
  port map(in fa1 => fac1, in fa2 => inputpin A2, in fa3 => fa 3,
       out fas => out m(1), out fac => fac2);
  fa3:full adder
  port map(in fa1 => fac2, in fa2 => inputpin A3, in fa3 => fa 31,
```

```
out fas => out m(2), out fac => dummy);
  out m(3) \le 0';
end Behavioral;
comparatoroperator.vhd
library IEEE:
use IEEE.STD LOGIC 1164.ALL;
entity comparator is
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in
STD LOGIC;
      out m: out STD LOGIC vector(3 downto 0));
end comparator;
architecture Behavioral of comparatoroperator is
signal signal 1, signal 2, signal 3, signal 4, signal 5, signal 6, signal 7, signal 8, signal 9: std logic;
begin
signal1 <= not(inputpin A3 xor inputpin B3);
signal2 <= not(inputpin A2 xor inputpin B2);
signal3 <= not(inputpin A1 xor inputpin B1);
signal4 <= (not inputpin A3) and inputpin B3;
signal5 <= (not inputpin A2) and inputpin B2;
signal6 <= (not inputpin A1) and inputpin B1;
signal7 <= inputpin A3 and (not inputpin B3);
signal8 <= inputpin A2 and (not inputpin B2);
signal9 <= inputpin A1 and (not inputpin B1);
out m(0) \le signal1 and signal2 and signal3;
out m(1) <= signal4 or (signal1 and signal5) or (signal1 and signal2 and signal6);
out m(2) \le signal7 or (signal1 and signal8) or (signal1 and signal2 and signal9);
out m(3) \le 0';
end Behavioral:
leftshift.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity leftshift is
  Port (inputpin A1, inputpin A2, inputpin A3: in STD LOGIC;
      out m: out STD LOGIC vector(3 downto 0));
end leftshift;
architecture Behavioral of leftshift is
signal A1, A2, A3: std logic;
begin
A1<= inputpin A1;
A2 \le inputpin A2;
A3 \le inputpin A1;
out m \le A3 \& A2 \& A1 \& '0';
end Behavioral;
xnor gate operator.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity xnor gate operator is
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in
STD LOGIC;
      out m out STD LOGIC vector(3 downto 0):= "0000");
```

```
end xnor gate operator;
architecture Behavioral of xnor gate operator is
begin
out m(1) \le not input pin A1 xor input pin B1);
out m(2) \le not(inputpin A2 xor inputpin B2);
out m(3) \le not(inputpin A3 xor inputpin B3);
end Behavioral;
nand gate operator.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity nandgate is
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in
STD LOGIC;
      out m: out STD LOGIC vector(3 downto 0):= "0000");
end nand gate oparator;
architecture Behavioral of nand gate operator is
begin
out m(1) \le not(inputpin A1 and inputpin B1);
out m(2) \le not(inputpin A2 and inputpin B2);
out m(3) \le not(inputpin A3 and inputpin B3);
end Behavioral:
nor gate operator.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity norgate is
  Port ((inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in
STD LOGIC;
      out m: out STD LOGIC vector(3 downto 0):= "0000");
end nor gate operator;
architecture Behavioral of nor gate operator is
begin
out m(1) \le not(inputpin A1 or inputpin B1);
out m(2) \le not(inputpin A2 or inputpin B2);
out m(3) \le not(inputpin A3 \text{ or inputpin B3});
end Behavioral;
constraint file:
set property PACKAGE PIN V17 [get ports {inputpin A1}]
set property IOSTANDARD LVCMOS33 [get ports {inputpin A1}]
set property PACKAGE PIN V16 [get ports {inputpin A2}]
set property IOSTANDARD LVCMOS33 [get ports {inputpin A2}]
set property PACKAGE PIN W16 [get ports {inputpin A3}]
set property IOSTANDARD LVCMOS33 [get ports {inputpin A3}]
set property PACKAGE PIN W15 [get ports {inputpin B1}]
set property IOSTANDARD LVCMOS33 [get ports {inputpin B1}]
set property PACKAGE PIN V15 [get ports {inputpin B2}]
set property IOSTANDARD LVCMOS33 [get ports {inputpin B2}]
set property PACKAGE PIN W14 [get ports {inputpin B3}]
set property IOSTANDARD LVCMOS33 [get ports {inputpin B3}]
set property PACKAGE PIN U1 [get ports {sel[0]}]
set property IOSTANDARD LVCMOS33 [get ports {sel[0]}]
```

```
set property PACKAGE PIN T1 [get ports {sel[1]}]
set property IOSTANDARD LVCMOS33 [get ports {sel[1]}]
set property PACKAGE PIN R2 [get ports {sel[2]}]
set property IOSTANDARD LVCMOS33 [get ports {sel[2]}]
set property PACKAGE PIN U16 [get ports {out m[0]}]
set property IOSTANDARD LVCMOS33 [get ports {out m[0]}]
set property PACKAGE PIN E19 [get ports {out m[1]}]
set property IOSTANDARD LVCMOS33 [get ports {out m[1]}]
set_property PACKAGE_PIN U19 [get_ports {out_m[2]}]
set property IOSTANDARD LVCMOS33 [get ports {out m[2]}]
set property PACKAGE PIN V19 [get ports {out m[3]}]
set property IOSTANDARD LVCMOS33 [get ports {out m[3]}]
Alutestbench:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity testBench main is
end testBench main;
architecture Behavioral of testBench main is
component alu main
  Port (inputpin A1, inputpin A2, inputpin A3, inputpin B1, inputpin B2, inputpin B3: in
STD LOGIC;
      sel: in std logic vector(2 downto 0);
      out m: out STD LOGIC vector(3 downto 0));
end component;
signal sel: std logic vector(2 downto 0);
signal out m: std logic vector(3 downto 0);
begin
u1: alu main
Port map(inputpin A1 => in a1, inputpin A2 => in a2, inputpin A3 => in a3, inputpin B1 =>
in b1, inputpin B2 => in b2, inputpin B3 => in b3, sel => sel, out m => out m);
```

```
testBench_main: process
begin
   sel <= "000";
     inputpin_A1 <= '1';</pre>
     inputpin_A2 <= '1';
     inputpin_A3 <= '1';
     inputpin_B1 <= '1';</pre>
    inputpin B2 <= '1';
     inputpin B3 <= '1';
     wait for 100ns;
    sel <= "001";
     inputpin_A1 <= '1';
     inputpin_A2 <= '1';
     inputpin_A3 <= '1';
     inputpin_B1 <= '1';</pre>
    inputpin_B2 <= '1';
     inputpin_B3 <= '1';
     wait for 100ns;
     sel <= "010";
     inputpin_A1 <= '1';</pre>
```

```
inputpin_A2 <= '1';
  inputpin_A3 <= '1';
  inputpin_B1 <= '1';
 inputpin_B2 <= '1';
  inputpin_B3 <= '1';
wait for 100ns;
  sel <= "011";
  inputpin A1 \le '1';
  inputpin A2 <= '1';
  inputpin A3 <= '1';
  inputpin B1 <= '1';
 inputpin B2 <= '1';
  inputpin B3 <= '1';
wait for 100ns;
  sel <= "100";
  inputpin_A1 <= '1';</pre>
  inputpin_A2 <= '1';
  inputpin_A3 <= '1';
  inputpin_B1 <= '1';</pre>
 inputpin B2 <= '1';
  inputpin B3 <= '1';
```

```
wait for 100ns;
  sel <= "101";
  inputpin_A1 <= '1';</pre>
  inputpin_A2 <= '1';
  inputpin_A3 <= '1';
  inputpin_B1 <= '1';</pre>
 inputpin_B2 <= '1';</pre>
  inputpin B3 <= '1';
wait for 100ns;
  sel <= "110";
  inputpin_A1 <= '1';</pre>
  inputpin_A2 <= '1';
  inputpin_A3 <= '1';
  inputpin_B1 <= '1';</pre>
 inputpin_B2 <= '1';
  inputpin_B3 <= '1';
wait for 100ns;
  sel <= "111";
  inputpin A1 <= '1';
  inputpin_A2 <= '1';
```

```
inputpin_A3 <= '1';
  inputpin B1 <= '1';
 inputpin_B2 <= '1';
  inputpin_B3 <= '1';
wait for 100ns;
  sel <= "000";
  inputpin_A1 <= '0';
  inputpin_A2 <= '1';
  inputpin A3 <= '0';
  inputpin B1 <= '1';
 inputpin B2 <= '1';
  inputpin B3 <= '0';
wait for 100ns;
  sel <= "001";
  inputpin_A1 <= '0';
  inputpin_A2 <= '1';
  inputpin_A3 <= '0';
  inputpin_B1 <= '1';</pre>
 inputpin_B2 <= '1';
  inputpin B3 <= '0';
```

```
wait for 100ns;
  sel <= "010";
  inputpin_A1 <= '0';
  inputpin_A2 <= '1';
  inputpin_A3 <= '0';
  inputpin B1 <= '1';
 inputpin B2 <= '1';
  inputpin B3 <= '0';
wait for 100ns;
  sel <= "011";
  inputpin A1 <= '0';
  inputpin A2 <= '1';
  inputpin_A3 <= '0';
  inputpin_B1 <= '1';
 inputpin_B2 <= '1';
  inputpin_B3 <= '0';
wait for 100ns;
  sel <= "100";
  inputpin_A1 <= '0';
  inputpin A2 <= '1';
  inputpin_A3 <= '0';
```

```
inputpin_B1 <= '1';</pre>
 inputpin_B2 <= '1';
  inputpin_B3 <= '0';
wait for 100ns;
  sel <= "101";
  inputpin A1 <= '0';
  inputpin_A2 <= '1';
  inputpin A3 <= '0';
  inputpin B1 <= '1';
 inputpin B2 <= '1';
  inputpin B3 <= '0';
wait for 100ns;
  sel <= "110";
  inputpin_A1 <= '0';
  inputpin_A2 <= '1';
  inputpin_A3 <= '0';
  inputpin_B1 <= '1';</pre>
 inputpin_B2 <= '1';
  inputpin_B3 <= '0';
```

wait for 100ns;

```
sel <= "111";
  inputpin_A1 <= '0';
  inputpin_A2 <= '1';
  inputpin_A3 <= '0';
  inputpin_B1 <= '1';</pre>
 inputpin B2 <= '1';
  inputpin B3 <= '0';
wait for 100ns;
  sel \le "000";
  inputpin A1 <= '1';
  inputpin A2 \le '1';
  inputpin A3 \le 0;
  inputpin B1 <= '1';
 inputpin_B2 <= '0';
  inputpin B3 <= '1';
wait for 100ns;
  sel \le "001";
  inputpin_A1 <= '1';</pre>
  inputpin_A2 <= '1';
  inputpin A3 <= '0';
  inputpin_B1 <= '1';</pre>
```

```
inputpin_B2 <= '0';
  inputpin_B3 <= '1';
wait for 100ns;
  sel <= "010";
  inputpin A1 <= '1';
  inputpin A2 <= '1';
  inputpin_A3 <= '0';
  inputpin B1 <= '1';
 inputpin B2 <= '0';
  inputpin B3 <= '1';
wait for 100ns;
  sel <= "011";
  inputpin_A1 <= '1';</pre>
  inputpin_A2 <= '1';
  inputpin_A3 <= '0';
  inputpin_B1 <= '1';</pre>
 inputpin_B2 <= '0';
  inputpin_B3 <= '1';
wait for 100ns;
  sel <= "100";
```

```
inputpin_A1 <= '1';</pre>
  inputpin A2 <= '1';
  inputpin_A3 <= '0';
  inputpin_B1 <= '1';</pre>
 inputpin_B2 <= '0';
  inputpin B3 <= '1';
wait for 100ns;
  sel <= "101";
  inputpin A1 <= '1';
  inputpin A2 <= '1';
  inputpin A3 \le 0;
  inputpin B1 <= '1';
 inputpin B2 <= '0';
  inputpin_B3 <= '1';
wait for 100ns;
  sel <= "110";
  inputpin A1 <= '1';
  inputpin_A2 <= '1';
  inputpin_A3 <= '0';
  inputpin B1 <= '1';
 inputpin B2 <= '0';
```

```
inputpin_B3 <= '1';</pre>
```

```
wait for 100ns;
sel <= "111";
inputpin_A1 <= '1';
inputpin_A2 <= '1';
inputpin_B3 <= '0';
inputpin_B2 <= '0';
inputpin_B3 <= '1';
wait for 100ns;
end process;</pre>
```

end Behavioral;