# Technology and Device Scaling Considerations for CMOS Imagers

Hon-Sum Wong, Senior Member, IEEE

Abstract—This paper presents an analysis of the impact of device and technology scaling on active pixel CMOS image sensors. Using the SIA roadmap as a guideline, we calculate the device characteristics that are germane to the image sensing performance of CMOS imagers, and highlight the areas where the CMOS imager technology may need to depart from "standard" CMOS technologies. The impact of scaling on those analog circuit performance that pertain to image sensing performances are analyzed. Our analyses suggest that while "standard" CMOS technologies may provide adequate imaging performance at the 2-1  $\mu m$  generation without any process change, some modifications to the fabrication process and innovations of the pixel architecture are needed to enable CMOS to perform good quality imaging at the 0.5  $\mu$ m technology generation and beyond. Finally, the challenges to the CMOS imager research community are outlined.

#### I. INTRODUCTION

CTIVE Pixel Sensors (APS) using "standard" CMOS technologies [1]-[4] (hereinafter referred to as "CMOS imagers") have attracted much attention in the past few years [5]-[12]. The advantages of CMOS imagers are: 1) low voltage operation and low power consumption, 2) compatibility with integration on-chip electronics, (control logic and timing, image processing, and signal-conditioning such as A/D conversion), 3) random access of the image data, and 4) potentially lower cost as compared to the conventional CCD. Low power consumption is achieved for CMOS imagers: a) because only one row of pixels needs to be active during the readout [8] and b) because of low voltage operation. Integration of on-chip timing, control, signal chain, and analog-to-digital converter electronics lowers sensor system cost since these components must otherwise be supplied and assembled with the sensor chip. The lower cost of CMOS imagers derives from the assumption that the cost of technology development will have been amortized by the huge sales volume of "standard" CMOS logic and memory chips (for which the technology is developed). Other advantages of CMOS imagers include much lower system power requirements (enabling mobile applications) and low voltage operation.

Manuscript received March 5, 1996; revised July 24, 1996. The review of this paper was arranged by Editor W. F. Kosonocky. This paper was presented in part at the 1996 Solid State Circuits Technology Workshop on CMOS Imaging Technology, San Francisco, CA, February 7, 1996. A shorter, earlier version of this paper was presented by E. Fossum and H.-S. P. Wong, "Future Prospects for CMOS Active Pixel Image Sensors," at the 1995 IEEE Workshop on Charge-Coupled Devices and Advanced Image Sensors, Dana Point, CA, April 20–22, 1995.

The author is with the IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598 USA.

Publisher Item Identifier S 0018-9383(96)08628-5.




Fig. 1. Scaling trend of CMOS imager pixel size. Symbols are experimental data reported in the literature. The line represents linear scaling. The upper solid line shows pixel size scaling as  $20L_g$  (typical of 4-transistor photogate designs), the lower solid line shows pixel size scaling as  $16L_g$  (typical of 3-transistor photodiode designs).  $L_g$  is the minimum lithographic feature size.

CMOS imagers with reasonable image quality have been demonstrated in recent years using "standard" CMOS technologies [10] (Fig. 1). Most of the experimental work on CMOS imagers to date [13]–[33] employed relatively "old" technologies (channel lengths greater than 1  $\mu$ m). On the other hand, the industry standard CMOS technology is 0.5  $\mu$ m since 1993 and leading-edge 0.35  $\mu$ m technology is being deployed generally across the industry in 1996 [34].

As CMOS technologies evolve at the unabated pace of  $0.7\times$  of the minimum feature size every three years, certain important device characteristics do change as the technology is scaled. While the industry standard CMOS technology has been developed to optimize the power-delay, reliability, and cost-performance of logic and memory circuits, some device characteristics that are germane to the imaging application have not been addressed as the technology evolves; and it is not so clear that CMOS imagers will continue to benefit from device scaling.

In this paper, we explore the question: "Will the image sensing performance of CMOS imagers get better or get worse as CMOS technologies are scaled?" Emphasis is placed on the impact of device characteristics on pixel architectures that utilizes either the p/n junction photodiode or the MOS photogate as the sensor element, with active transistors within the pixel to convert photo-charges to electrical output signals.

0018-9383/96\$05.00 © 1996 IEEE

#### TABLE I

PRINCIPAL WAFER FABRICATION CHARACTERISTICS. DRAM HAS TRADITIONALLY BEEN THE TECHNOLOGY DRIVER, SRAM IS ALSO SHOWN BECAUSE IT RESEMBLES THE CMOS IMAGER ARCHITECTURE IN THAT SEVERAL TRANSISTORS ARE NEEDED WITHIN EACH CELL, HOWEVER, SRAM REQUIRES NO PHOTOSENSITIVE AREAS AND MINIMAL CHARGE STORAGE AREA. THE INFORMATION IS ADAPTED FROM THE SIA ROADMAP [37] AND VARIOUS CMOS LOGIC TECHNOLOGIES ACROSS THE INDUSTRY

Year of 1st DRAM shipment	1980	1983	1986	1989	1992	1995	1998	2001	2004	2007	2010
Minimum lithographic feature size	2	1.5	1.0	0:7	0.8	0.35	0.25	0.18	0.13	0.1	0.07
$(0.7 \times / \text{generation}) [\mu \text{m}]$		1	1	L		İ	·	İ			
DRAM bits/chip (4×/generation)	64K	256K	1 <b>M</b>	4M	16M	64M	256M	1G	4G	16G	64G
DRAM chip size (1.5×/generation) [mm²]	27	40	60	90	130	190	280	420	640	960	1400
DRAM cell size (0.4×/generation) [μm²]	146.3	58.5	23.4	9.375	3.75	1.5	0.6	0.24	0.096	0.038	0.015
SRAM bits/chip (4×/generation)	16K	64K	256K	1 <b>M</b>	4M	16 <b>M</b>	64M	256M	1 G	4G	16G
SRAM chip sise (1.5×/generation) [mm <sup>2</sup> ]	31	47	70	100	150	220	330	490	740	1100	1600
SRAM cell size (0.4×/generation) [µm²]	781	313	125	50	20	8	3.2	1.3	0.52	0.21	0.08
CMOS imager pixel size (0.7×/generation)	40	28	20	14	10	7	- 5	5 (3.5)	Б	. 5	5 (1.2)
$[x \mu m \times x \mu m]$		1	1						(2.45)	(1.72)	
CMOS imager fill factor [%]	25	25	25	25	25	25	25	63	82	91	96
	1	1	1		-			(25)	(25)	(25)	(25)
Imager format/size (for HDTV & SVGA)		1.			1"		2/3"		(1/3")		
Imager format/size (for NTSC-TV & VGA)		1"		2/3"		1/3"	1/4"				

Our analyses suggest that while "standard" CMOS technologies may provide adequate imaging performance at the 2–1  $\mu m$  generation without any process change, some modifications to the fabrication process and innovations of the pixel architecture are needed to enable CMOS to perform good quality imaging at the 0.5  $\mu m$  technology generation and beyond.

The impact of scaling on those analog circuit performance that pertain to the image sensing performance will be analyzed. Examples of quantities of interest include power supply, threshold voltage, analog voltage swing, charge-to-voltage conversion gain, charge capacity, dynamic range, etc.

## II. CMOS SCALING

The evolution of CMOS technology has been governed by device scaling for the past twenty years [35] and [36]. In the past, the minimum lithographic feature size has been decreasing by 0.7 times every three years, while the chip size has been increasing at 1.5 times every three years. Technology drivers such as DRAM increases in the bits/chip by 4 times every 3 years.

Table I shows the principal wafer fabrication characteristics, using DRAM and SRAM as examples, and Table II shows the principal device technology and electrical characteristics for logic applications for minimum feature sizes from 2–0.07  $\mu$ m [37]. The entries in Tables I and II corresponding to 1995 and beyond represent a prediction of the industry trend using assumptions as described in the SIA Roadmap [37]. The analyses in Sections III and IV will use the technology and device parameters illustrated in Tables I and II as a guideline.

# III. TECHNOLOGY AND DEVICE PERFORMANCE

#### A. Pixel Size

The scaling of the CMOS imager pixel size is shown in Table I. The pixel size as a function of the minimum feature size reported by various researchers is plotted in Fig. 1. The trend basically follows the projections of Table I. Fig. 2 illustrates two pixel layouts using a  $0.5\,\mu\mathrm{m}$  and a  $0.35\,\mu\mathrm{m}$  technology. The pixel size and the photosensitive




Fig. 2. Example layout for a 0.5  $\mu$ m technology (10  $\mu$ m pixel) and 0.35  $\mu$ m technology (7  $\mu$ m pixel).

fill-factor scale linearly with the minimum feature size. Pixel design cleverness is not expected to provide more than a 50% improvement in pixel size or fill-factor [38]. It has been generally acknowledged that further decrease in the pixel size much beyond  $5\,\mu\mathrm{m}\times5\,\mu\mathrm{m}$  is not needed because of the diffraction limit of the camera lens. Therefore, CMOS imagers will benefit from further scaling after the 0.25  $\mu\mathrm{m}$  generation only in terms of increased fill-factor and/or increased signal processing functionality within a pixel.

# B. Photo-Charge Collection

Carriers generated by photons within the depletion region are collected completely by the sensing element. Carriers generated by photons in the neutral bulk semiconductor are collected by the sensing element via diffusion of the minority carrier, which is characterized by the diffusion length,  $L_{diff} = \sqrt{D\tau}$ , where D is the diffusion constant and  $\tau$  is the carrier lifetime [39] and [40].

Both the mobility and the carrier lifetime decrease with scaling due to the increase of the substrate doping. Fig. 3 shows the minority carrier diffusion length as a function of device technology generation (calculated using the empirical

TABLE II
PRINCIPAL DEVICE TECHNOLOGY AND ELECTRICAL CHARACTERISTICS, THE INFORMATION IS ADAPTED FROM THE SIA ROADMAP [37] AND VARIOUS CMOS LOGIC TECHNOLOGIES ACROSS THE INDUSTRY

							·			-	
Year of 1st DRAM shipment	1980	1983	1986	1989	1992	1995	1998	2001	2004	2007	2010
Minimum	2	1.5	1.0	0.7	0.5	0.35	0.25	0.18	0.13	0.1	0.07
lithographic feature size [μm]											
Nominal $L_{eff}$	1.6-	1.2-	0.8-	0.6-	0.42-0.5	0.28-	0.2-	0.14-	0.1-	< 0.1	< 0.1
[µm]	2.0	1.5	1.0	0.7		0.35	0.25	0.18	0.13		
Isolation	LOCOS	LOCOS	LOCOS	LOCOS	LOCOS	LOCOS, STI	STI, SOI	STI, SOI	STI, SOI	STI, SOI	STI, SOI
Gate oxide [nm]	41-71	29-50	20-35	14-24	10-17	7-12	4-6	4-5	2.7	1.9	1.9
Gate electrode	n+	n+	n <sup>+</sup>	n <sup>+</sup>	n <sup>+</sup> ,	n <sup>‡</sup> ,	n <sup>+</sup> ,	n+, n+/p+	n <sup>+</sup> ,	n <sup>+</sup> ,	n <sup>+</sup> ,
	poly	poly	poly,	poly,	$n^+/p^+$	$n^+/p^+$	n <sup>+</sup> /p <sup>+</sup>		n <sup>+</sup> /p <sup>+</sup>	n+/p+	n <sup>+</sup> /p <sup>+</sup>
			silicide	silicide	poly,	poly,	poly,	poly,	poly,	poly,	poly,
	10 <sup>16</sup>	16	16	16	silicide	silicide	silicide	silicide	silicide	silicide	silicide
Substrate doping [cm <sup>-3</sup> ]	1010	2×10 <sup>16</sup>	4×10 <sup>16</sup>		1.2×10 <sup>17</sup>	2.5×10 <sup>17</sup>	3.4×10 <sup>17</sup>	5×10 <sup>17</sup>	7×10 <sup>17</sup>	1×10 <sup>18</sup>	2×10 <sup>18</sup>
Source/drain	abrupt	abrupt	LDD	LDD	LDD	LDD,	LDD,	LDD,	LDD,	LDD,	LDD,
junction						S/D	S/D	S/D	S/D	S/D	S/D
		-				ext	ext, raised	ext, raised	ext, raised	ext, raised	ext, raised
							S/D	S/D	S/D	S/D	S/D
Source/drain	0.5-	0.45-	0.4-	0.35-	0.3-0.4	0.2-0.3	0.1-	0.07-	0.05-	<	<
junction depth $[\mu \mathrm{m}]$	0.6	0.55	0.5	0.45			0.15	0.13	0.1	0.07	0.05
Power supply [V]	5	5	5	5	5/3.3	3.3/2.5	2.5/	1.2-	1.2-	< 1.2	< 1.2
	]		]				1.2-1.8	1.8	1.5	(with	(with -
			1							SOI)	SOI, double-
	1		1	į							gate)
Threshold	170	125	80	75	70	60-70	50	40	30	25	20
voltage variation [± mV]				1							
Threshold	1.0	0.9	0.8	0.7	0.6	0.5	0.45	0.4	0.3	0.3	0.3
voltage [V]	1										

expressions for minority carrier mobility and lifetime of [41] and [42]). The minority carrier lifetime is inversely proportional to the substrate doping at the doping levels of interest, while the mobility slowly decreases with increasing substrate doping. Therefore, the diffusion length scales almost linearly with the minimum feature size. The ratio of the diffusion length to the pixel size remains fairly constant until the pixel size ceases to scale with the minimum feature size (Fig. 4), which suggests that modulation transfer function (MTF) degradation (cross-talk) due to carrier diffusion should be fairly similar among various technology generations until the pixel size ceases to scale.

CCD technologies have always customized the fabrication process to properly position the junctions and depletion depths for optimal spectral sensitivities and minimum cross-talk (see, for example, pinned photodiode for interline CCD [43]). If "standard" CMOS technologies are used to build image sensors, then one needs to pay attention to the location and depth of the photodiode junctions and the depth of the depletion region of the photogate since they determine the spectral sensitivity and optical cross-talk of the image sensor. Fig. 5 plots the edge of the depletion region (junction depth plus the depletion depth of a source/drain diode at  $V_{DD}$  reverse bias for a photodiode, and the gate induced depletion

depth for a photogate) versus the minimum feature size. Comparing Fig. 5 with the absorption length of visible light in silicon (Fig. 6) [44], it is apparent that for CMOS imagers, most photo-carriers are not generated in the depletion region, but rather in the neutral region, and most photo-carriers are collected via carrier diffusion, allowing for the possibility of cross-talk. This nonoptimal carrier collection situation for a "standard" CMOS process gets worse as CMOS is scaled down.

# C. Isolation

At around the  $0.35\,\mu\mathrm{m}$  generation, the isolation technology begins to shift from the conventional LOCOS to STI (shallow trench isolation) because of the narrower isolation width achievable with STI [45]. STI is typically  $0.5\,\mu\mathrm{m}$  deep, filled with CVD oxides. Both electrically and optically, STI will not be much different from LOCOS, except that STI has the potential to be extended deeper than currently implemented to reduce carrier diffusion across pixels and thus improve the MTF.

# D. SOI Substrates

Beyond the  $0.25\,\mu\mathrm{m}$  technology, the use of SOI substrates seems imminent. The impact of SOI substrate are found




Fig. 3. Minority carrier diffusion length scales linearly with  $L_q$ .

in the: 1) charge collection volume, 2) isolation, 3) parasitic capacitances, and 4) substrate contacts. Typical SOI designs (depending on whether it is partially depleted or fully depleted) uses 40-200-nm thick silicon films [46]. At the outer limits of device scaling (0.07  $\mu$ m technology and beyond), where the double gate MOSFET is required [47], the silicon film thickness is less than 25 nm. This means that the photo-charge collection volume for SOI substrates will be drastically reduced from the bulk substrate case, especially for long wavelength photons (Fig. 7). On the other hand, SOI technology offers full dielectric isolation between devices, and a significant improvement in MTF is expected due to the elimination of carrier diffusion from neighboring pixels. The smaller parasitic capacitances of SOI as compared to bulk substrates [48] is a clear advantage in terms of fixed pattern noise, power, clock feed-through, and chargeto-voltage conversion sensitivity. At this point, the substrate contact for SOI is still an active research topic. It is not clear that the SOI technology developed in the future will have substrate contacts or not and, if there are substrate contacts, how it is implemented. For SOI CMOS imagers, a means to drain away the photon-generated charge (similar to the substrate contact in bulk CMOS) is a necessity.

# E. Spectral Sensitivity

The spectral sensitivity of the MOS photogate and the pn junction of the photodiode are largely determined by the gate electrode and junction materials and technologies, respectively. Beyond the  $0.5 \, \mu m$  generation, CMOS logic is migrating to silicide technologies.

Silicides are fairly opaque to visible light (400–700 nm) as compared to doped-polysilicon. The absorption length (depending on process conditions) of titanium silicide at 633 nm wavelength is only 20 nm [49] compared to the absorption




Fig. 4. The ratio of minority carrier diffusion length to the pixel size as a function of  $L_{\mathfrak{g}}$ .

length of 0.2–5  $\mu$ m for typical phosphorus doped polysilicon [50]. The typical silicide thickness employed in 0.25  $\mu$ m technologies [45] is about 40–50 nm. This means that only about 10% of the light is transmitted to the silicon substrate, resulting in a significant reduction of photo-sensitivity of the sensor. Fig. 8 compares the spectral transmission of thin polysilicon with TiSi<sub>2</sub> and CoSi<sub>2</sub> at thicknesses commonly employed for advanced technologies.

# F. Parasitic Currents

Several parasitic currents begin to increase rapidly as devices are scaled—some due to the fundamental physics, others due to shrinking design space as devices are scaled. These




Fig. 5. The location of the edge of the depletion region as a function of  $L_q$ .




Fig. 6. Light absorption length in silicon. Data from E. Palik [44].

parasitic currents are sources of shot noise and should be minimized.

1) Dark Current: Dark current should remain fairly constant with technology and do not degrade imager performance as devices are scaled. For fully-depleted SOI devices, the back interface is typically poorer than the front interface (for SIMOX wafers) and dark current is expected to be larger. A typical value of dark current for bulk substrate is about 5–1000 pA/cm², where the lower values are obtained by surface pinning (accumulation) [51]–[54]. These values could be used as a gauge against which other parasitic currents are compared. It should be noted that CCD fabrication processes pay special attention to the reduction of dark current and it is expected that "standard" CMOS would have a larger dark current than CCD technology.

2) PN Junction Tunneling Current: Channel doping is increased as devices are scaled to smaller dimensions. The pn junction band-to-band tunneling current is estimated [36] and [55] to be about  $2 \times 10^{-14}$  A/cm<sup>2</sup> for a substrate doping of




Fig. 7. Fraction of light absorbed in the SOI substrate for various SOI thickness. Data were calculated from silicon absorption data from E. Palik [44].




Fig. 8. Measured spectral transmission of: (a) 150 nm polysilicon and 150 nm polysilicon reacted with (b) 30 nm titanium, (c) 60 nm titanium, (d) 9 nm cobalt, and (e) 18 nm cobalt to form silicides. Films were deposited on quartz wafers in this measurement.

 $5\times10^{17}~\rm cm^{-3}$  at 1.8 V bias, and 500 pA/cm² for a substrate doping of  $1\times10^{18}~\rm cm^{-3}$  at 1.2 V bias. This means that around the 0.18– $0.13~\mu m$  generations, the pn junction tunneling will begin to surpass the typical dark current observed today, and pixel architectures that employ the pn junction photodiode will have increased dark noise (with nonlinear voltage dependence) due to this tunneling current.

3) Off-Current: The off-current of a MOSFET increases significantly with device scaling to smaller sizes. This is because of the nonscalability of the subthreshold slope. As power supply voltages are scaled down, the threshold voltage is also scaled down to maintain current drive. The almost constant subthreshold slope of 85 mV/dec means that the device off-current increases exponentially when the threshold voltage is decreased. Fig. 9 illustrates the estimated off-current for advanced CMOS technologies optimized for high performance




Fig. 9. Parasitic currents of MOSFET. The peak substrate current is  $1 \mu A/\mu m$  and is off the left scale. Junction tunneling current and off-current were calculated using expressions described in Sections III-F-2 and III-F-3; gate oxide tunneling current was compiled from experimental measurements in [57].

(assuming the threshold voltage to be scaled as aggressively as possible and a subthreshold slope of 85 mV/dec). Designing pixels with channel lengths longer than the minimum channel length will avoid off-current due to drain-induced barrier lowering (DIBL) but the nonscalability of the subthreshold slope remains.

The impact of off-current depends on the pixel architecture. Some pixel architectures employ a transistor to reset the high impedance charge-to-voltage conversion node, others have a switch or DC biased transfer gate isolating the high impedance node. Signal charge will leak from this node through these transistors even though these transistors are biased "off." For pixel architectures where the gate-to-source voltage of the "off" transistor (n-channel) is negative, the off-current problem is much reduced.

The present CMOS technology trend is to engineer the threshold voltage (multiple threshold voltages on the same chip) to optimize the power-performance of the chip [36] and [56]. This may bring some relief to CMOS imager designers.

4) Gate Current: Advanced CMOS technologies have always been optimized to minimize the gate current due to hot-carrier effects. However, as the minimum feature size approaches  $0.18\,\mu\text{m}$ , the gate oxide thickness required (see Table II) approaches the direct tunneling regime. At 2.8 nm oxide thickness, the experimental tunneling current is  $1\,\mu\text{A/cm}^2$  at 1 V gate bias [36], [57], and [58] (Fig. 10). This value is 4 orders of magnitude larger than the typical dark current density.

Depending on the pixel architecture, the gate current may affect the photo-charge during signal integration (as in an MOS photogate) and/or during readout (e.g., signal charge may leak out from the high impedance charge-to-voltage conversion node)

During charge integration, photo-gates are pulsed into deep depletion during photon integration and thus a good fraction of the gate voltage will be dropped across the silicon before the silicon is inverted. This will alleviate the problem to some extent. For pixel architecture that employ signal integration




Fig. 10. After Buchanan and Lo [57]. Tunneling current density versus gate voltage for polysilicon gate capacitors with gate oxide thickness ranging from 1.4–3.5 nm measured at accumulation.

[1], the readout time is much shorter than the signal integration time and the effect of gate current is correspondingly smaller. Hole tunneling current is several orders of magnitude less than electron tunneling current [59]. Thus, PMOS pixels may be used to minimize the gate tunneling current.

At present, there is a tendency to trade-off the increased gate current (and hence standby power) for higher performances [60]. It is estimated [36] that the tunneling current for a 2.5 nm gate oxide would still be acceptable for high performance ULSI systems.

5) Hot-Carrier Effects: Much effort has been put into minimizing the hot-carrier effects throughout all technology generations. The present industry standard is to keep the peak substrate current below  $1 \,\mu\text{A}/\mu\text{m}$  [61].

Another important source of hot-carrier induced minority carrier comes from hot-carrier-induced photon emission [62]–[65]. Hot-carrier-induced photon is more deleterious than substrate current in many ways because low energy photon can travel further in the substrate than minority carriers and conventional methods such as pn junction guard rings cannot isolate the source of photon from the photo-sensitive element. Since the active transistors are in close proximity with the photo-sensitive element in CMOS imagers, methods that rely on physical isolation (by placing the photon source away from the imaging pixels) cannot be used. Although [63] provided some indication of the extent of the problem, the full effect of hot-carrier-induced photon on CMOS imager performance has yet to be quantified. Hot-carrier effects can be effectively suppressed by not designing at the minimum gate length, since the pixel size is mainly metal pitch and contact size limited.

6) Relative Importance of Various Parasitic Currents: Fig. 9 compares the relative importance of various parasitic currents discussed in the previous sections. As an illustration, a 0.5 pA leakage current from the high impedance charge-to-voltage conversion node will result in 10 electrons noise for a 33  $\mu$ s readout time. Some of these parasitic currents may not play a significant role in certain pixel architectures. Nevertheless,




Fig. 11. Scaling trend of CMOS imager chip size.

it does indicate that beyond the  $0.13 \,\mu m$  generation, these parasitic currents begin to be comparable to the dark current.

# G. Parasitic Capacitances

The fringe parasitic capacitance per unit length remains fairly constant throughout the generations. For example, the gate-to-drain overlap capacitance remains at about 0.2–0.3 fF/ $\mu$ m from 1.5–0.1  $\mu$ m technology [36], [61], and [66]. The wiring capacitance per unit length also remains fairly constant at about 0.2 pF/mm independent of scaling [36]. For properly scaled pixel designs, the relative effects of parasitic capacitances should be fairly constant across technology generations.

# IV. CIRCUIT AND SYSTEM PERFORMANCE

## A. Chip Size and Integration

Fig. 11 illustrates the relation between chip diagonal and the minimum feature size for several commonly used imager formats. A practical limit of chip size from the point of view of yield and lithography tool exposure field size is about  $18\,\mathrm{mm} \times 18\mathrm{mm}$  (25.5 mm diagonal). Imagers with a modest resolution (e.g.,  $1\mathrm{K} \times 1\mathrm{K}$  pixels) would require technologies with  $0.5\,\mu\mathrm{m}$  feature sizes and below.

Fig. 12 compares the chip size of DRAM with CMOS imagers for several commonly used imager formats. If we consider the current generation DRAM to be the largest chip that can be manufactured, then the cross-over point of the DRAM and the CMOS imager curves represent the technology generation required to manufacture the CMOS imager of that pixel count.

Technology commonality among DRAM, NVRAM, CMOS logic, and CMOS imager offers the unique opportunity of integrating memory on the image sensor. As an illustration, Fig. 13 shows the ratio of chip area that would be occupied by a full page of 8-bit DRAM to the area occupied by the pixels. This ratio is independent of the number of pixels on the sensor; it scales with  $L_g^{0.75}$  when the pixel size scales with  $L_g$ , and scales with  $L_g^{2.75}$  when the pixel size does not scale




Fig. 12. The chip size of DRAM and CMOS imagers for several common formats as a function of the minimum feature size.




Fig. 13. The ratio of the chip area that would be occupied by a full page of 8-bit DRAM to the area occupied by the pixels. This ratio is independent of the number of pixels on the sensor as a function of the minimum feature size.

with  $L_g$ . For advanced technologies ( $L_g \leq 0.18 \, \mu \text{m}$ ), the page memory costs very little chip area.

# B. Voltage Scaling

The full signal of a CMOS imager is essentially determined by the analog voltage swing. As the power supply voltage is scaled down, the analog swing decreases. There are so many pixel architectures that it is difficult to give a general expression for the analog swing. But most circuit topologies require voltage drops due to one or several  $V_{TH}$  and  $V_{Dsat}$ . Fig. 14 shows the scaling trend of the supply voltage  $(V_{DD})$ , the threshold voltage  $(V_{TH})$ , and the drain saturation voltage  $(V_{Dsat})$  for a typical current of  $10~\mu\text{A}$  and W/L = 1/2. For a given pixel rate, the current required is independent of scaling, therefore, we calculate (see Appendix) the  $V_{Dsat}$  for a fixed current. It is evident that as the power supply is reduced, the analog swing decreases rapidly. The voltage range for good




Fig. 14. The power supply voltage, threshold voltage, and drain saturation voltage as a function of the minimum feature size.

analog performance is further reduced by decreasing output resistances as the minimum feature size is decreased [67]–[69].

## C. Dynamic Range

1) Signal Charge: The capacitance of the high impedance node  $(C_{FD})$  that converts the signal charge to a voltage determines the charge conversion gain (Gain =  $C_{FD}^{-1}$ ). Some pixel architectures employ a separate imaging and readout diode (e.g., photogate [14]); in other architectures the readout diode is either in parallel with or the same as the imaging diode (e.g., photodiode [3]).

The capacitance of the high impedance node  $(C_{FD})$  scales linearly with the minimum feature size (Fig. 15). This is because both the areal  $(C_{ox} \times A_{gate})$  and  $C_{junction} \times A_{junction}$  and overlap  $(C_{ov} \times W_{gate})$  capacitances scale linearly with the minimum feature size. As a result, high (compared to conventional CCD's) charge to voltage conversion gain (conversion gain =  $1/C_{FD}$ ) (Fig. 16) can be obtained as technology advances (especially true for the case where the readout diode is separate from the imaging diode), which helps to suppress referred to input noises. The  $C_{FD}$  for the case of a combined imaging and readout diode increases again at small features size after the pixel size ceases to decrease because the fill-factor increases, thus increasing the total capacitance of the imaging diode.

The full signal is the product of the conversion gain and the analog swing. Again, the analog swing depends on the pixel architecture and is difficult to generalize. Fig. 17 illustrates the full signal charge for two examples of analog swing. The decrease in full signal charge with the minimum feature size is due to the decrease of both the analog swing and the charge-to-voltage conversion node capacitance.

2) Noise Charge: Fig. 18 illustrates the scaling trend of several noise sources (see Appendix for expressions for the noise charge computation). 1/f noise and kTC noise can be effectively suppressed by on-chip correlated double sampling [70]. Fig. 19 illustrates the signal-to-noise ratio for the photon shot noise limited case. A S/N ratio of 50 at 20% full signal is usually regarded as good performance.




Fig. 15. Floating diffusion node capacitance as a function of the minimum feature size.




Fig. 16. Charge to voltage conversion gain as a function of the minimum feature size.

# V. CMOS IMAGER TECHNOLOGY AT THE LIMIT OF "STANDARD" CMOS COMPATIBILITY

Summarizing the discussion in Sections III and IV, we predict that CMOS imagers will begin to depart from "standard" CMOS logic and memory technologies at the  $0.35\text{--}0.25\,\mu\mathrm{m}$  technology generation. This stems from the trend to use silicides on both the gate electrode and the source/drain junctions as well as the predicted trend to use SOI substrates. Furthermore, as technology advances, the need to tailor the depletion depths to maintain spectral sensitivity and reduce cross-talk becomes stronger since the depletion depths are shallower as feature size shrinks.

If CMOS imager technologies are willing to depart from "standard" CMOS technologies by tailoring the junction and/or channel implants and selectively or globally removing the silicide module from "standard" CMOS and accept the cost and/or performance degradation associated with doing so, then




Fig. 17. Full signal charge as a function of the minimum feature size.




Fig. 18. Referred to input noise charges as a function of the minimum feature size. Thermal noise is calculated for a bandwidth of 30 MHz, W/L=4/1,  $\alpha=10$ . Dark current shot noise is calculated for a dark current of 0.5 nA/cm². Quantization noise is calculated for a 10-bit A/D conversion.

it is reasonable to expect that CMOS imagers can be scaled to 0.25– $0.18\,\mu m$ . The use of SOI substrates (beginning at the 0.25– $0.18\,\mu m$  generation) poses a significant problem for CMOS imagers. However, this is still an open issue even for the "standard" 0.25 and  $0.18\,\mu m$  CMOS, and it is reasonable to expect that there will be a mix of bulk and SOI technologies at these technology generations.

As CMOS technologies approach the 0.13 and 0.1  $\mu$ m generations, off-current, gate tunneling current, and pn junction tunneling current begin to be comparable to the dark current density observed today, and both tunneling currents increase exponentially with further device scaling.

Voltage scaling imposes significant limitations on the dynamic range due to the decrease of the full signal charge capacity. Innovations in pixel circuit topologies will make a noticeable difference in extending the limitations imposed by voltage scaling.




Fig. 19. Signal-to-noise (S/N) ratio for the case where the only noise source is photon shot noise.

#### VI. CONCLUDING REMARKS

Scaling can be beneficial (e.g., higher levels of integration) or detrimental (e.g., reduced voltage swing). This paper presents the scenario of CMOS imagers that are simply scaled without any optimization (which is unlikely in practice).

The above analyses suggest that while "standard" CMOS technologies may provide adequate imaging performance at the 2–1  $\mu$ m generation without any process change, some modifications to the fabrication process and innovations of the pixel architecture are needed to enable CMOS to perform good quality imaging at the 0.5  $\mu$ m technology generation and beyond. On the other hand, CMOS technology generations of 0.5  $\mu$ m and beyond are needed to enable pixel arrays of moderate to high resolution (Table I, Figs. 11 and 12). A legitimate question to ask is: "Will CMOS imagers eventually be left behind by the technological advancement and become a specialized technology just as costly as the CCD?" And if the answer to the above question is affirmative, then "What are the real advantages of CMOS imager technology compared to CCD?"

Although our analyses suggest that there is only a technology window (0.5–0.18  $\mu$ m) where CMOS imagers will (after "minor" process modifications) fit in with "standard" CMOS technologies, it does not necessarily follow that the advantages of CMOS imagers (over the conventional CCD) will disappear eventually, nor does it mean that CMOS imaging technology only has a limited useful lifespan. The reasons for the above assertion are: 1) using "standard" CMOS technologies for imaging does not automatically result in significantly lower manufacturing cost and 2) the real advantage of CMOS imagers is not its lower cost, but system integration, as elaborated below.

Firstly, a nonnegligible fraction of the cost of image sensor chips, be it CCD or CMOS imager, is due to optical-related processes such as optical testing, optical cleanliness, optical packaging, on-chip color filter arrays, and on-chip microlens. Therefore, CMOS imager chip itself should not be expected to offer a significant cost advantage over CCD chips. Secondly, "minor" changes to "standard" CMOS technologies

are relatively cheap and easy to qualify. A prime example is the mixed-signal analog-digital technology which is usually derived from its digital predecessor with some process changes to provide the resistors, precision capacitors, and perhaps better transistor output resistances and higher voltages of operation. The advantage of staying close to a "standard" CMOS technology is the reduction of development cost which needs to be recovered in the product.

The real advantage of CMOS imager is the high level of on-chip logic, memory, and signal processing function integration, and random access capability, which cannot be easily accomplished by the CCD. New ways to integrate imaging systems will enable new applications not possible today. For example, the high level of integration offers the possibility of integrating the entire camera on a chip (without the lens). In addition, and perhaps even more importantly, the lower operating voltage and low power consumption will be the determining factor in many applications (especially consumer electronics and mobile computing applications).

At present, there is a proliferation of activity to modify baseline processes to optimize cost-performance as well as to integrate traditionally "separate" functions on the same chip to build what has been called "system-on-a-chip" (SOC) [71] and [72]. Mixed signal transmitter/receiver chips are prime examples with resounding successes. With the high levels of integration of the 256 Mb DRAM, the industry is also looking into the opportunity to merge DRAM, SRAM, microprocessors, and other logic functions into a single chip [71]-[73]. The use of multiple threshold voltages on the same chip has also been argued to be necessary for power-performance optimization for advanced CMOS [36] and [56]. There are indications that the semiconductor manufacturing community are adapting to the changing environment that a mixed set of application-specific technologies are needed to keep up the production volume required of an expensive fabrication line. One may call this the era of "technology ASIC." Relatively "minor" modifications to "standard" CMOS technologies such as selectively removing the silicide module, adding a second layer of gate polysilicon to provide short-distance CCD-like charge transfer and precision capacitors, using separate implant masks to profile the pn junction of the photodiode and/or the channel under the photogate are some obvious examples of significant performance advantages at moderate costs. The challenge to the CMOS imager community is to determine where the cost-performance trade-offs are, how far CMOS technology has to be modified to accommodate the imaging function, and to use imaging-specific technologies judiciously without compromising its capability for system integration. Conventional CCD product differentiation is mostly found at the device and process design level. For CMOS imagers, product differentiation will increasingly be found in the circuit design, chip architecture, and system integration. Innovations in these areas will fundamentally change the way imaging systems are used and deployed.

Finally, and perhaps most importantly, a change in the pixel architecture may completely eliminate some of the device and process limitations predicted in this paper. It is in this area that some of the most revolutionary developments may come from.

#### APPENDIX

The drain saturation voltage  $(V_{Dsat})$  is calculated using the model and carrier velocity and mobility parameters of  $K_o$  [74]:

$$V_{Dsat} = \frac{(V_{GS} - V_{TO})E_{sat}L_{eff}}{E_{sat}L_{eff} + (V_{GS} - V_{TO})}$$
(1)

where  $V_{GS}-V_{TO}$  is related to  $I_{Dsat}$  through

$$I_{Dsat} = W v_{sat} C_{ox} (V_{GS} - V_{TO} - V_{Dsat})$$
 (2)

and  $V_{GS}$  is the gate to source voltage,  $V_{TO}$  is the threshold voltage,  $E_{sat}$  is the velocity saturation electric field,  $L_{eff}$  is the effective channel length, W is the channel width,  $v_{sat}$  is the saturation velocity, and  $C_{ox}$  is the gate oxide capacitance per unit area.

The referred to input noises are computed using the following expressions (for a summary, see Wong et al. [51] and references therein):

Dark current shot noise

$$N_{dark} = \sqrt{\frac{J_{dark} A_{coll} \tau_{coll}}{q}}$$
 (3)

where  $J_{dark}$  is the dark current density,  $A_{coll}$  is the dark current collection area, and  $\tau_{coll}$  is the dark current collection time.

Thermal noise of the charge to voltage conversion transistor

$$N_{thermal} = \frac{C_{FD}}{q} \sqrt{\frac{4kT\alpha\Delta f}{g_m}} \tag{4}$$

where  $C_{FD}$  is the total capacitance at the floating diffusion node,  $\alpha=10,\,\Delta f$  is the bandwidth, and  $g_m$  is the transconductance.

kTC noise

$$N_{kTC} = \sqrt{\frac{kTC_{FD}}{q^2}} \tag{5}$$

where  $C_{FD}$  is the total capacitance at the floating diffusion node

A/D conversion quantization noise

$$N_{quantize} = \frac{1}{\sqrt{b}} \frac{N_{signal}(full)}{2^b} \tag{6}$$

where b is the number of bits, and  $N_{signal}(full)$  is the number of full signal electrons.

Photon shot noise

$$N_{photon} = \sqrt{N_{signal}}. (7)$$

#### ACKNOWLEDGMENT

The author is grateful to R. A. Roy, K. L. Saenger, and L. Selmi (U. Bologna) for discussions on the optical properties of silicides; D. A. Buchanan, R. H. Dennard, D. J. Frank, Y.-J. Mii, T. H. Ning, and Y. Taur for discussions on device scaling; P. Agnello, R. T. Chang, E. Crabbé, S. H. Dhong, J. Nocera, S. Gowda, F. Pesavento, J. Paraszczak, H. J. Shin, P. Xiao, and J. Yang for collaboration and discussions on CMOS imager design, fabrication, and testing; and B. C. Burkey (Kodak), S. G. Chamberlain (Dalsa), E. R. Fossum (JPL), P. P. K. Lee (Kodak), T. H. Lee (Kodak), R. D. McGrath (Polaroid), and M. H. White (Lehigh U.) for discussions on image sensors. The managerial support of J. H. Comfort, M. Polcari, Y. Taur, and J. Warlaumont is gratefully acknowledged. The support and encouragement of T. H. Ning, K.-L. C. Mui, and A. Wong is greatly appreciated.

# REFERENCES

- [1] G. Weckler, "Operation of p-n junction photodetectors in a photon flux
- integrating mode," *IEEE J. Solid State Circuits*, vol. SC-2, p. 65, 1967.
  [2] P. Noble, "Self-scanned silicon image detector arrays," *IEEE Trans.* Electron Devices, vol. ED-15, p. 202, 1968.
  [3] S. Chamberlain, "Photosensitivity and scanning of silicon image detector
- arrays," *IEEE J. Solid State Circuits*, vol. SC-4, no. 6, p. 333, 1969.
  [4] M. H. White, "Photodiode sensor arrays," in *Solid State Imaging*, P.
- Jespers, F. van de Wiele, and M. White, Eds. Leyden, The Netherlands: Noordhoff, 1975, p. 165. [5] T. Nakamura, K. Matsumoto, R. Hyuga, and A. Yusa, "A new MOS
- image sensor operating in a nondestructive readout mode," in Int. Electron Device Meet., 1986, p. 353.
  [6] J. Hynecek, "A new device architecture suitable for high-resolution and
- high performance image sensors," IEEE Trans. Electron Devices, vol. 35, p. 646, 1988.
- [7] J. Hynecek, "BCMD—An improved photosite structure for high-density
- image sensors," *IEEE Trans. Electron Devices*, vol. 38, p. 1011, 1991.
  [8] E. R. Fossum, "Active pixel sensors: Are CCD dinosaurs?" *Proc. SPIE*, vol. 1900, p. 2, 1993.
- , "Low power camera-on-a-chip using CMOS active pixel sensor
- technology," in Symp. Low Power Electronic, 1996, p. 74.

  ———, "CMOS image sensors: Electronic camera on a chip," in Int.
- Electron Device Meet., 1995, p. 17.
  [11] B. Ackland and A. Dickinson, "Camera on a chip," in Int. Solid State Circuits Conf., 1996, p. 22.
- [12] H.-S. Wong and W. Yang, "From photons to bits-Is electronic imaging t a watershed?" in Int. Solid State Circuits Conf., 1996, p. 108.
- [13] H. Kobayashi, J. L. White, and A. A. Abidi, "An analog CMOS network for Gaussian convolution with embedded image sensing," in Int. Solid State Circuits Conf., 1990, p. 216.
- [14] S. Mendis, S. E. Kemeny, and E. Fossum, "A 128 × 128 CMOS active pixel image sensor for highly integrated imaging systems," in Int. Electron Device Meet., 1993, p. 583.
- "CMOS active pixel imager sensor," IEEE Trans. Electron Devices, p. 452, 1994.
- [16] R. Nixon, S. Kemeny, C. Staller, and E. Fossum, "256 × 256 256 CMOS active pixel sensor camera-on-a-chip," in Int. Solid State Circuits Conf.,
- [17] R. Panicacci, S. Kemeny, P. Jones, C. Staller, and E. Fossum, "128 Mb/s multiport CMOS binary active pixel image sensor," in Int. Solid State Circuits Conf., 1996, p. 100. [18] F. Andoh, K. Taketoshi, J. Yamazaki, M. Sugawara, Y. Fujita, and K.
- Mitani, "A 250,000-pixel image sensor with FET amplification at each pixel for high speed television cameras," in Int. Solid State Circuits Conf., 1990, p. 212.
- [19] H. Kawashima, F. Andoh, N. Murata, K. Tanaka, M. Yamawaki, and K. Taketoshi, "A 1/4 inch format 250k pixel amplified MOS image sensor using CMOS process," in Int. Electron Device Meet., 1993, p. 575.
- [20] M. Sugawara, H. Kawashima, F. Andoh, N. Murata, Y. Fujita, and M. Yamawaki, "An amplified MOS imager suited for image processing," in Int. Solid State Circuits Conf., 1994, p. 228.
- [21] W. Yang, "A wide-dynamic-range low-power photosensor array," in Int. Solid State Circuits Conf., 1994, p. 230.

- [22] B. Fowler, A. E. Gamal, and D. X. D. Yang, "A CMOS area image sensor with pixel-level A/D conversion," in Int. Solid State Circuits Conf., 1994, p. 226.
  [23] C. Aw and B. Wooley, "A 128 × 128-pixel standard-CMOS image sensor
- with electronic shutter," in Int. Solid State Circuits Conf., 1996, p. 180.
- D. Renshaw, P. Denyer, G. Wang, and M. Lu, "ASIC image sensors," Proc. IEEE ISCAS, p. 3038, 1990.
- [25] P. Denyer, D. Renahaw, G. Wang, and M. Lu, "CMOS image sensors for multimedia applications," in Proc. IEEE CICC, 1993, pp. 11.5.1-11.5.4.
- O. Vellacott, "CMOS in a camera," IEE Review, vol. 40, p. 111, 1994. N. Ricquier and B. Dierickx, "Random addressable CMOS image sensor for industrial applications," *Sensors and Actuators A*, vol. 44, p. 29,
- A. Dickinson, B. Ackland, E.-S. Eid, D. Inglis, and E. Fossum, ' 256 × 256 CMOS active-pixel image sensor with motion detection," in Int. Solid State Circuits Conf., 1995, p. 226.
- "Standard CMOS active pixel image sensors for multimedia applications," in 16th Conf. Advanced Research in VLSI, Chapel Hill, NC, Mar. 27-29, 1995, pp. 214-224.
- P. P. K. Lee, R. C. Gee, R. M. Guidash, T.-H. Lee, and E. R. Fossum, "An active pixel sensor fabricated using CMOS/CCD process technology," 1995 IEEE Workshop on Charge Coupled Device and Advanced Image Sensors, Dana Point, CA, 1995.
- [31] T. Nomoto, R. Hyuga, S. Nakajima, I. Takayanagi, T. Isokawa, R. Ohta, K. Matsumoto, and T. Nakamura, "A 2/3-inch 2M pixel CMD image sensor with multi scanning function," in Int. Solid State Circuits Conf., 1993, p. 196.
- [32] I. Takayanagi, T. Isokawa, F. Nakamura, and J. Nakamura, "A multiple output CMD imager for real-time image processing," in Int. Electron
- Device Meet., 1993, p. 579.

  H.-S. Wong, R. T. Chang, E. Crabbé, and P. Agnello, "CMOS active pixel image sensors fabricated using a 1.8 V, 0.25  $\mu$ m CMOS technology," 1996, to be published.
- IBM J. R&D, Special Issue on IBM CMOS Tech., Jan. 1995.
  R. Dennard et al., "Design of ion-implanted MOSFET's with very small physical dimensions," IEEE J. Solid State Circuits, vol. SC-9, p. 256,
- Y. Taur, Y.-J. Mii, D. J. Frank, H.-S. Wong, D. Buchanan, S. Wind, S. Rishton, G. Sai-Halasz, and E. Nowak, "CMOS scaling into the 21st century: 0.1  $\mu$ m and beyond," *IBM J. R&D*, vol. 39, p. 245, 1995.
- Semiconductor Industry Association (SIA), 4300 Stevens Creek Boulevard, Suite 271, San Jose, CA 95129, The National Technology Roadmap for Semiconductors, 1994.
- [38] R. D. McGrath, "Problems and questions concerning CMOS imager technology," in 1994 Int. CMOS Camera Workshop, Holmdel, NJ, 1994.
- F. van der Wiele, "Photodiode quantum efficiency," in Solid State Imaging, P. Jespers, F. van de Wiele, and M. White, Eds. Leyden, The Netherlands: Noordhoff, 1975, p. 47.
- [40] A. J. P. Theuwissen, Solid-State Imaging with Charge-Coupled Devices.
- Norwell, MA: Kluwer, 1995, p. 134.

  J. del Alamo, S. Swirhun, and R. M. Swanson, "Simultaneous measurement of hole lifetime, hole mobility, and bandgap narrowing in heavily doped n-type silicon," in Int. Electron Device Meet., 1985, p. 290.
- S. Swirhun, Y.-H. Kwark, and R. Swanson, "Measurement of electron lifetime, electron mobility, and band-gap narrowing in heavily doped p-type silicon," in Int. Electron Device Meet,, 1986, p. 24.
- B. Burkey, W. Chang, J. Littlehale, T. Lee, T. Tredwell, J. Lavine, and E. Trabka, "The pinned photodiode for an interline-transfer CCD image sensor," Int. Electron Device Meet., 1984, p. 28.
- E. Palik, Handbook of Optical Constants of Solids. New York: Academic, 1985.
- B. Davari, W.-H. Chang, K. E. Petrillo, C. Y. Wong, D. Moy, Y. Taur, M. R. Wordeman, J. Y. C. Sun, and C. C.-H. Hsu, "A high-performance 0.25-\mu CMOS technology: II-Technology," IEEE Trans. Electron Devices, vol. 39, p. 967, Apr. 1992.
- L. T. Su, H. Hu, J. B. Jacobs, M. Sherony, A. Wei, and D. A. Antoniadis, "Tradeoffs of current drive versus short-channel effect in deep-submicrometer bulk and SOI MOSFET's," in Int. Electron Device Meet., 1994, p. 649.
- [47] H.-S. Wong, D. Frank, Y. Taur, and J. Stork, "Design and performance considerations for sub-0.1 µm double-gate SOI MOSFET's," in Int. Electron Device Meet., 1994, p. 747.
- J.-P. Colinge, "Recent advances in SOI technology," in Int. Electron Device Meet., 1994, p. 817. K. L. Saenger, C. C. Cabral, L. A. Clevenger, and R. A. Roy,
- 'Investigation of titanium silicide formation in Ti + Si reactions using infra-red spectroscopy and x-ray diffraction," J. Appl. Phys., vol. 10, p. 5156, May 1995.

- [50] M. Lanzoni, L. Selmi, R. Bez, and M. Manfredi, "A test pattern to investigate the effect of capping layers on the hot carrier induced photon spectra of MOSFET's," in Int. Conf. Microelectronic Test Structures, 1994, vol. 7, p. 204.
- [51] H.-S. Wong, Y. Yao, and E. Schlig, "Time-delay-and-integration charge coupled device—Device design and applications," IBM J. R&D, vol. 36, no. 1, p. 83, 1992.
- [52] S. L. Kosman, E. G. Stevens, J. C. Cassidy, W. C. Chang, P. Roselle, W. A. Miller, M. Mehra, B. C. Burkey, T. H. Lee, G. A. Hawkins, and R. P. Khosla, "A large area 1.3-megapixel full-frame CCD image sensor with a lateral-overflow drain and a transparent gate electrode," in Int. Electron Device Meet., 1990, p. 287.

  [53] T. H. Lee, W.-C. Chang, W. A. Miller, G. R. Torok, K. Y. Wong, B. C.

Burkey, and R. P. Khosla, "A four million pixel CCD image sensor," Proc. SPIE, vol. 1242, p. 10, 1990.
[54] J. T. Bosiers, H. L. Peek, A. C. Kleimann, N. J. Daemen, E. Roks, A.

- G. van der Sijde, R. M. Jansen, and P. Opmeer, "A S-VHS compatible 1/3 inch 720(H) × 588(V) FT-CCD with low dark current by surface pinning," in *Int. Electron Device Meet.*, 1992, p. 97. [55] R. B. Fair and H. W. Wivell, "Zener and avalanche breaktown in as-
- implanted lo r-voltage Si n-p junctions," IEEE Trans. Electron Devices, vol. ED-32, no. 5, p. 512, 1976.
- [56] Y. Matsuya and J. Yamada, "1 V power supply, low-power comsumption A/D conversion technique with swing-suppression noise shaping," IEEE I. Solid State Circuits, vol. 29, no. 12, p. 1524, 1994.
- [57] D. Buchanan and S.-H. Lo, "Growth, characterization and the limits of ultrathin SiO2-based dielectrics for future CMOS applications," in The Physics and Chemistry of SiO2 and the Si-SiO2 Interface-3, Electrochemical Society Meeting Proceedings, H. Massoud, E. Poindexter, and C. Helms, Eds. Pennington, NJ: The Electrochemical Society, 1996, vol. 96-1, pp. 3-14. [58] M. Hiroshima, T. Yasaka, S. Miyazaki, and M. Hirose, "Electron
- tunneling through ultra-thin gate oxide formed on hydrogen-terminated Si(100) surfaces," in Int. Conf. Solid State Device and Materials, 1993,
- [59] E. Fossum and R. Barker, "Measurement of hole leakage and impact ionization currents in bistable metal-tunnel oxide-semiconductor junctions," IEEE Trans. Electron Devices, vol. ED-31, no. 9, p. 1168, 1984.
- [60] H. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and H. Iwai, "Tunneling gate oxide approach to ultra-high current drive in small-geometry MOSFET's," in Int. Electron Device Meet., 1994, p.
- [61] W.-H. Chang, B. Davari, M. R. Wordeman, Y. Taur, C. C.-H. Hsu, and M. D. Rodriguez, "A high-performance 0.25-μm CMOS technology: I-Design and characterization," IEEE Trans. Electron Devices, vol. 39, 959, Apr. 1992.
- [62] H.-S. Wong, "Experimental verification of the mechanism of hot-carrierinduced photon emission in n-MOSFET's with a CCD gate structure," in Int. Electron Device Meet., 1991, p. 549.
  [63] K. Sakui, S. S. Wong, and B. A. Wooley, "The effects of impact
- ionization on the operation of neighboring devices and circuits," IEEE Trans. Electron Devices, p. 1603, 1994.
- [64] J. Matsunaga, H. Momose, H. Iizuka, and S. Kohyama, "Characterization of two step impact ionization and its influence in NMOS and PMOS VLSI's," in Int. Electron Device Meet., 1980, p. 736.

- [65] T. Furuyama, K. Ohuchi, and S. Kohyama, "An electrical mechanism for holding time degradation in dynamic MOS RAM's," IEEE Trans. Electron Devices, vol. ED-26, no. 11, p. 1684, 1979.
- [66] Foresight User's Manual. Orbit Semiconductor Inc., 1215 Bordeaux Drive, Sunnyvale, CA 94089, July 1992.
- C. Sodini, S. Wong, and P. Ko, "A framework to evaluate technology and device design enhancements for MOS integrated circuits," IEEE J. Solid State Circuits, vol. 24, no. 1, p. 118, 1989.
- [68] J. Huang, Z. Liu, M. Jeng, P. Ko, and C. Hu, "A physical model for MOSFET output resistance," in *Int. Electron Device Meet.*, 1992, p. 569.
- [69] A. Matsuzawa, "Low-voltage and low-power circuit design for mixed analog/digital systems in portable equipment," IEEE J. Solid State Circuits, vol. 29, no. 4, p. 470, 1994.
- M. White, D. Lampe, F. Blaha, and I. Mack, "Characterization of surface channel CCD image arrays at low light levels," IEEE J. Solid State Circuits, vol. SC-9, p. 1, 1974.
- [71] K. Sato, K. Fujita, H. Miyazawa, M. Shirai, M. Kobayashi, M. Ishihara, and T. Nakso, "A system-integrated ULSI chip containing eleven 4 Mb RAM's, six 64 kb SRAM's and an 18k gate array," in Int. Solid State Circuits Conf., 1992, p. 52
- [72] T. Sunaga, H. Miyatake, K. Kitamura, K. Kasuya, T. Saitoh, M. Tanaka, N. Tanigaki, Y. Mori, and N. Yamasaki, "DRAM macros for ASIC chips," *IEEE J. Solid State Circuits*, vol. 30, no. 9, p. 1006, 1995.
- Workshop on DRAM-Based Merged DRAM/SRAM/Logic Technology and Application, San Francisco, CA, Feb. 14, 1995.
- P. Ko, "Approaches to scaling," in VLSI electronics: Micro Structure Science-Advances to MOS Device Physics, N. Einspruch and G. Gildenblat, Eds. New York: Academic, 1989, vol. 18, pp. 1-37.



Hon-Sum Wong (M'88-SM'95) received the B.Sc. (Hon.) degree in electrical engineering from the University of Hong Kong, Hong Kong, in 1982, the M.S. degree in electrical engineering from the State University of New York, Stony Brook, in 1983, and the Ph.D. degree in electrical engineering from Lehigh University, Bethlehem, PA, in 1988.

He joined the IBM Thomas J. Watson Research Center, Yorktown Heights, NY, in 1988. From 1988 to 1992, he worked on the design, fabrication, and

characterization of a high resolution, high color-fidelity CCD image scanner for art work archiving and multimedia applications. These scanners are now in use at museums around the world, including the Vatican Library and the National Gallery of Art (Washington, DC). Since 1993, he has been working on exploratory devices and processes for sub-100 nm CMOS and CMOS image sensors. His recent work included simulations of discrete random dopant effects in small MOSFET's, the physics and technology of sub-100 nm double-gate MOSFET's, hot-electron induced photon emission, large-area crystalline silicon CMOS projection displays, and CMOS image sensors. His research interests have been in electron device physics, device simulation and modeling, microelectronics fabrication technology, and solid state imagers.