

Number Systems:

Decimal number system = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9

Binary number system = 0, 1 (Base (2) radix = 2)

Octal number system = 0, 1, 2, 3, 4, 5, 6, 7

Hexa decimal number system = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

$$\begin{array}{r} 2 \overline{) 25} \\ 2 \overline{) 12} \quad 1 \\ 2 \overline{) 6} \quad 0 \\ 2 \overline{) 3} \quad 0 \\ 1 \end{array} = 11001$$

Complements.

- There are two types of complements for each base r system: the r's complement & (r-1)'s complement

Ex:- for base=2 (1's comp & 2's comp) — Binary

for base=10 (10's comp & 9's comp) — Decimal.

Subtraction of Unsigned Numbers:

Unsigned 2's complement subtraction

Example:-

$$\text{Find } 01010100_2 - 01000011_2$$

$$\begin{array}{r} 01010100 \\ - 01000011 \\ \hline \end{array} \xrightarrow{\text{2's comp}} \begin{array}{r} 01010100 \\ + 10101011 \\ \hline 111 \end{array} \quad \begin{array}{r} 101 \\ - 010 \\ \hline 011 \end{array} \quad \begin{array}{r} 010 \\ - 010 \\ \hline 0 \end{array}$$

$$\begin{array}{r} 010 \\ - 101 \\ \hline \end{array}$$

Fixed-point Representation:

- all the +ve integers, and zero can be represented as Unsigned numbers
- To represent negative integers, we need a notation for -ve values
- In ordinary arithmetic, the negative no is indicated by minus sign & positive number by plus sign.
- Because of hardware limitations must represent every thing with its E & Dc, including sign of the no.
- Sign bit = 0 for +ve
= 1 for -ve
- In addition to the sign, a number may have a binary (or decimal) point
- Based on position of Binary point we represent fractions, integers, or integer-fraction nos;
- two ways of specifying the position of the Binary point in a register
 - The two positions most widely used are
 - 1) binary point \rightarrow extreme left of register to make the stored no a fraction
 - 2) Binary point \rightarrow extreme Right \rightarrow number an integer
 - 3) Middle \rightarrow Mixed

Integer Representation:

Sign bit = MSB = 0 \Rightarrow +ve magnitude & Vise Versa

if MSB = 1 the magnitude may be represented in one of the 3 possible ways.

- a) Signed-magnitude representation
- b) Signed-1's complement representation
- c) Signed-2's complement representation

for +ve no there is only 1 way \downarrow

Ex 2

Signed numbers	(-8 to +7)	(-7 to 7)	(-7 to 7)
Format	Signed 2's Comp	Signed 1's Comp	Signed Magnitude
+7	0111	0111	0111
+6	0110	0110	0110
+5	0101	0101	0101
+4	0100	0100	0100
+3	0011	0011	0011
+2	0010	0010	0010
+1	0001	0001	0001
+0	0000	0000	0000
-0	— (no separate representation for +0 & -0)	1111	1000
-1	1110	1101	1010
-2	1101	1100	1011
-3	1100	1011	1100
-4	1011	1010	1101
-5	1010	1001	1110
-6	1001	1000	—
-7	1000	—	—

upto here
all are same

- The signed-magnitude representation of a -ve no consists of the magnitude & -ve sign
- The -ve no is represented in either 1's or 2's comp of its +ve value.
- for ex) consider signed no in stored in an 8-bit register

\hookrightarrow 0000 [1110] \rightarrow Binary equivalent
 \hookrightarrow MSB = 0 (+ve 14)

(-14) 1000 1110 (signed magnitude representation)

unsigned - $0 \text{ to } 2^{n-1}$

$-2^{n-1} \text{ to } +2^{n-1}$

(n=4)

$-2^3 \text{ to } 7$

$= -8 \text{ to } 7$

\hookrightarrow signed

(range)

Signed 2's compl

$-2^{n-1} \text{ to } +2^{n-1} - 1$

$\begin{array}{r} \text{1's complementing} \\ (+14) \end{array} \rightarrow \begin{array}{r} 0000 \ 1110 \\ \hline 1\ 111\ 0001 \end{array}$ → signed 1's complement
 $\uparrow (-14)$
 $\begin{array}{r} \text{2's complementing} \\ (+14) \end{array} \quad \begin{array}{r} 1\ 111\ 0010 \\ \hline \end{array} \rightarrow \text{signed 2's complement representation}$

Arithmetic addition:

- if Signs are same, we add two magnitudes & give sum to common sign

$$-24 - 36 = -60$$

$$+24 + 36 = +60$$

- if Signs are different, we subtract the smaller magnitude from larger. and give larger magnitude no sign to result

$$+24 - 36 = -12$$

2's complement addition:-

- Signed 2's complement doesn't require comparison or subtraction
only requires addition and complementation
- procedure
 - Add the two no's including their sign bit
 - discard carry
 - -ve no's must be 2's complimented & carry is ignored.

Ex:-

$$+6 \quad 0000\ 0110$$

$$+13 \quad 0000\ 1101$$

$$\hline +19 \quad 0001\ 0011$$

MSB = 0
positive result

$$\begin{array}{r} 1111\ 1001 \\ +11 \\ \hline 1111\ 1010 \end{array}$$

$$\begin{array}{r}
 -6 \quad 1111\ 1010 \rightarrow \text{2's comp of } -6 \\
 +13 \quad 0000\ 1101 \\
 \hline +7 \quad 0000\ 0111
 \end{array}$$

MSB = 0
+ve result

$$\begin{array}{r}
 & 11110010 \\
 +6 & 00000110 \\
 -13 & 11110011 \rightarrow 2^{\text{'}}\text{s Comp Of} \\
 \hline
 -7 & 1111001
 \end{array}$$

→ MSB = 1 (sign bit)

-ve result

so do 2's compliment

$$\begin{array}{r}
 00000110 \\
 \hline
 00000111
 \end{array}$$

so Ans is -00000111

$$\begin{array}{r}
 & 11111010 \\
 -6 & 11110011 \\
 -13 & 11110011 \\
 \hline
 -19 & 11101101
 \end{array}$$

→ MSB = 1 (sign bit)

-ve result

so do 2's Compliment

$$\begin{array}{r}
 00010010 \\
 \hline
 00010011
 \end{array}$$

so Ans is -00010011

Arthematic subtraction:-

- Take 2's compliment of subtracted & add it to minuend (including sign bit) and discard the carry.

Overflow:-

- when 2 no's of $n^{\text{'}} n$ digits are added & sum occupies $n+1$ digits, we say that an overflow occurred.
- Overflow is a problem in digital computers since the width of registers is finite.
- Hence, $n+1^{\text{th}}$ bit can't be stored in a register with n bits.
- So may computer detect the occurrence of overflow, & corresponding flip-flop is set which can then be checked by user.

$$4+5=9$$

$n=4$ range $-7 \text{ to } +7$

$$-2^{4-1}-1 \text{ to } +2^{4-1}-1$$

$$-7 \text{ to } 7$$

$$-2^7-1$$

in this range 4, 5 will be there
but 9 doesn't exist

Example:

NEB (8-bit register)
 $-127 + 127 = -127$

Carries: 0 1

$$\begin{array}{r} +70 \quad 01000110 \\ +80 \quad 01010000 \\ \hline +150 \quad 10010110 \end{array}$$

MSB=1
(-ve) no but not

(carry occupies sign bit)

$$\begin{array}{r} -40 \quad 10111010 \\ -80 \quad 10110000 \\ \hline -120 \quad 01101010 \end{array}$$

MSB=0

(+ve no) but not

$$+150 = 01001010$$

so

add extra bit

$$-150 = 101101010$$

so

add extra bit

Note:-

the carry out of the sign bit position is taken by the sign bit of the result, the 9-bit answer so be accommodated within 8 bits. We say that an overflow occurred.

Decimal fixed-point Representation-

The representation of decimal numbers in registers is a fixn of the binary code used to represent a decimal digit.

in BCD representation (needs 16 flip flops)

$$4385 = 0100 \ 0011 \ 1000 \ 0101$$

each no - 4 flip flops

4 digits \rightarrow 16 ff's

\rightarrow A 4-bit decimal code requires four flip-flops for each decimal digit

Same 4285 \rightarrow Binary needs 13 bits


- Storage will be saved if we use BCD representation compared to decimal.

1000100100001 \rightarrow Binary (4285)

0100 0011 1000 0101 \rightarrow BCD (4285)

By seeing this we can identify easily compared to above code.

To do any instruction:



→ In BCD, consider the addition $(+375) + (-240) = +135$
done in signed -10's complement system

$$\begin{array}{r} 0 \ 3 \ 7 \ 5 \\ + 9 \ 7 \ 6 \ 0 \\ \hline \end{array} \quad \begin{array}{l} (0000 \ 0011 \ 0111 \ 0101) \text{ BCD} \\ (1001 \ 0111 \ 0110 \ 0000) \text{ BCD} \\ \hline (0000 \ 0001 \ 0011 \ 0101) \text{ BCD} \end{array} \quad \begin{array}{r} 999 \\ - 240 \\ \hline 759 \\ 1 \\ \hline 760 \dots \end{array}$$

① $\frac{\begin{array}{r} 1101 \\ 0110 \\ \hline 0011 \end{array}}{}$

→ The 9 in the left most digit (@760) indicates the number is negative.

Floating-point representation:-

+6132.789

Fraction
(or)
Mantissa

exponent

+04

+0.6132789

→ Scientific notation - +0.6132789 $\times 10^4$

Floating-point → is expressed of the form

$m \times r^e$

$m \rightarrow$ mantissa

$e \rightarrow$ exponent

- In floating point binary number is represented in a similar manner except that it uses base 2 for exponent.

ex:- Binary number +1001.11 is represented with an 8-bit fraction & 6-bit exponent as follows:

Fraction:-

01001110

↳ indicates (+)

Exponent:-

000100

Normalisation:-


Normalisation is the process of moving the binary point so that the first digit after the point is a significant digit.

→ Many applications require handling of data, not only numbers, but also letters of the alphabet and certain special characters

→ Alphanumeric set includes 10 decimal digits, 26 alpha and some special characters like \$, +, - etc

- The standard alphanumeric binary code is the ASCII (American standard code for info interchange) which uses seven bits to code 128 characters 2^7

- The codes must be in binary because registers can hold only binary information



Upper case - 65 to 90 $\rightarrow 65 + 25$

Lower case - 97 to 122 $\rightarrow 97 + 25$

$$\begin{array}{r} 97 \\ - 65 \\ \hline 32 \end{array}$$

ASCII code is used for transmission of binary information

- Usually each character is represented by 7-bit code and usually 8th bit is inserted for parity

↳ 128 characters
↓
error detecting bit

EBCDIC

- Another alphanumeric (sometimes called alphameric) code used in IBM equipment is the EBCDIC (Extended BCD interchange code)

- It uses 8 bit for each character

Adders:-

- Binary addition is a fundamental operation
- There are a variety of adders, each has certain performance

full adder:-

add two bits \rightarrow half adder

add three bits \rightarrow full adder


\hookrightarrow 1 is co and produces sum, carry.

N-bit binary adder / ripple carry adder.

- $4+5 \Rightarrow$ not possible using single full(0) half adder 8421
- so ripple carry adder is constructed by cascading full adder block in series.
- The carryout of one stage is fed directly to the carry-in of the next stage
- for an n-bit ripple adder, it requires n full adders/ $n-1$ full adders and 1 half adder

$$\begin{array}{r}
 A \quad A_3 A_2 A_1 A_0 \\
 0111 \\
 B \quad 0110 \\
 \hline
 1101
 \end{array}$$

Block diagram of ripple carry adder:



Inputs are ready but full adder-4 has to wait until full adder-3 has A,B so lag is occurring.

↓ Disadvantage ①
as no of bits ↑ no. of full adders ↑ → disadvantage ②

Advantages:-

- We can add two n-bit numbers easily (easy to construct)
- it is advantageous for less number of bit operations.

Disadvantages:-

- Ripple-carry adder, illustrating the delay of the carry bit.
- Very slow when one needs to add many bits.
- To overcome these disadvantages we use carry look ahead adder.

Carry-look ahead adder:- (CLA)

Contains 3 Blocks

- 1) P and G generator
- 2) Carrylook ahead block
- 3) adder block

- Input "Augend", "Addend" is provided to the "P and G generator" block whose output is connected to the CLA and the adder block.