

## Unit - 3


### Syllabus: -

#### Combinational Logic Design: -

Adders, Subtractors, Multiplexers, De-Multiplexers, MUX - Realization of Switching functions, Encoder, Decoder, Parity-bit Generator, Code Converters, Basic PLDs: - ROM, PROM, PLA, PAL Realizations.

---

### Logic Circuits



⇒ A logic circuits for digital systems may be divided into two types - Combinational and Sequential.

⇒ A Combinational Circuit consists of logic gates whose outputs at any-time are determined by the present combination of inputs without regards to previous outputs.

⇒ Sequential circuits employ memory elements in addition to logic gates.

⇒ In Sequential Circuit outputs are function of the inputs and state of the memory elements. The memory elements, in turn is a function of previous o/p's or i/p's.

## Example of Combinational Circuit:-

Ex-1 : - Adder.

$$\begin{array}{ccccc} \text{Say,} & 1 & + & 0 & = & 1 \\ & \uparrow & & \uparrow & & \uparrow \\ & \text{Present-i/p} & & & & \text{o/p} \end{array}$$

So, o/p only depends on present i/p's.

## Example of Sequential Circuit:-

Ex-1 : - Counter

Say, Count of time ~~from~~ in a clock.

$$\begin{array}{r} \text{Time : } 00:45 \text{ (Previous o/p)} \\ + 1 \text{ (Present i/p)} \\ \hline \end{array}$$

$$\text{Time : } 00:46 \text{ (Present o/p)}$$

So, o/p not only depends on present i/p's but also on previous o/p's.

## Half Adder:- (Combinational Circuit)

⇒ A Combinational Circuit the addition of two bits is called Half-Adder circuit.

⇒ Its a binary operation of inputs (single bit each).

⇒ From the explanation of half-adder, we find this circuit needs two single binary inputs and two binary outputs (one is sum & another is carry).

Say 'x' & 'y' are two inputs and  
 $S = \text{sum}$ ,  $C = \text{Carry}$  are the two outputs.

So, the truth table is →

| x | y | S | C |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

So, the simplified Boolean function for the two outputs are obtained as →

\* SOP form  
(Sum of Product)  $S = \bar{x}y + x\bar{y} = x \oplus y$

$$C = xy$$

[\*\* Here the equations are simple so, K-map not used, otherwise we have to use K-map to simplify





Fig - Implementation of Half-Adder Circuit

\* Half Adder using NAND Gates :-



\* with Min<sup>m</sup> number of NAND Gates.

$$S = \overline{(x \cdot \overline{y}) \cdot (\overline{x} \cdot y)}$$

$$= \overline{(x \cdot \overline{y}) + (\overline{x} \cdot y)}$$

$$= (x \cdot \overline{y}) + (\overline{x} \cdot y)$$

$$= x \cdot (\overline{x} + y) + y \cdot (\overline{x} + \overline{y})$$

$$= (\overline{x} + y)(x + \overline{y})$$

$$= x\overline{y} + \overline{x}y + x\overline{x} + y\overline{y}$$

$$= \overline{x}y + x\overline{y} + 0 + 0$$

$$= x \oplus y$$

$$\underline{S} = \overline{x\overline{y} + \overline{x}y}$$

$$= \overline{x\overline{x} + x}$$

Sol<sup>n</sup> :-

$$S = x\overline{y} + \overline{x}y$$

$$= x\overline{y} + x\overline{x} + y\overline{y} + \overline{x}y$$

$$= x(\overline{x} + y) + y(\overline{x} + \overline{y})$$

$$= \overline{(x+y)}(x+y) = x \cdot \overline{x}y + y \cdot \overline{x}y$$

$$= x \cdot \overline{x}y + y \cdot \overline{x}y$$

$$= \overline{(x \cdot \overline{x}y \cdot y \cdot \overline{x}y)}$$

\* write in AND form of the equation.

$$C = xy$$

$$= \overline{\overline{xy}}$$

[ Back Process from Boolean Algebra & then draw the structure ]

\* Half Adder using NOR - Gate :-

Sol :-

$$S = \cancel{x\bar{y}} + \bar{x}y$$

\* Expand in 'OR' form (+)

$$= x\bar{y} + x\bar{x} + \bar{x}y + y\bar{y}$$

$$[ \because x\bar{x} = 0 = y\bar{y} ]$$

$$= x(\bar{x} + \bar{y}) + y(\bar{x} + \bar{y})$$

$$= (\bar{x} + \bar{y}) \cdot (x + y)$$

$$= \overline{(\bar{x} + \bar{y}) + (x + y)}$$

$$C = xy = \overline{(\bar{x} + \bar{y})}$$

