Sequential curcuits (also contains feed back path)
Combinational circuits + Memory elements.

Memory elements can be latcher flipflops.

(can store 1 bit either 1/0)

latcher -> do not contain clock.

Flip flops -> contain a clock.

- Differences.

latches

olp at any instance depends on ilp only. (no clock required) flipflops.

of at any a depends on clock as well as ifp.


of at any instance depends on only 1/p.

Memory unit is required

Easy to design Parallel adder of these inputs:

Difficult: derial adder.

## SR LATCH (nor gate)



 $\hat{l}_1 = 0 \qquad R = 0.$ 

a Let us assume

Q to be 1,

0, - Q will the

S - set

R-> ruset

If we get 
$$Q = 0$$
.  $\rightarrow$  reset  $Q = 1$   $\rightarrow$  set.

Continues  $Q = 1$   $\rightarrow$  set.

Q Outputs Q Q No change.

1 0

(invalid)

To get more clarity about no change state implement ut after any state.

R = 0.

$$S = 1 \rightarrow \text{output} \text{ at } \overline{Q} = 0$$


 $\therefore Q = 1 \qquad \overline{Q} = 0$ 

Set state. Now


check for no change ( memory state ) 9=0 R=0-

Now as Q=1.

I nor o will be o'. .'. Q = 0 · Similarly, Take Q=0 initially. o vor 0 will give 1. : 5=0, R=0 in dette no change votate Similarly in other cases, S=1, R=1 will be invalid casegives Q=1 } can't happen possibly. Similarly using rand gater. Q Q No change 0 1 10 Invalid. 1 Grated SR



## SR FF




(Goted SREF)

Not gate used for l'input

CP D Q No charge


## Edge Triggered TK flip flop.




toggle.


$$J=0 \qquad K=0.$$


$$J=0 \qquad C=1 \qquad \overline{Q} \qquad \overline{Q$$




Conversion of IFF to other. Convert SR to D. unknown D. -> Known SR Write Enitation stable of SR. Characteristics Enitation table sR R & Qn Onis R 0 0 0 X 0 0 Char of D Q Qn O Qn+1 0 O 0. Qn On+1. R 0 0 X 0, 1 0 X









0

0 1 1


0 11

4


Synchronous - s diff dock. 3bit Asynchronous.

Mod 4 up counter (Asynchronous) ao. CLK 4 mod. 1 cycle 0 down counter QA QA RA 0

down counter. Mod 4 QB Q<sub>A</sub> ctk QA QB output is QB QA mod 4 down counter



10 10. Design Synchronous countes. 1 Deade no of the (2) Enitation table of ft. 3 state diagram e circuit exitation table 4) Simplified exp using K Map. 5 Draw logic diagram Mod 8 Aynchronous counter using Tff 3.44. Enitation Table Of T FF T Trit1 TQ 0 0 O No change 1 Toggle -0 Tn In+1 T 0-01 QA QB QC TAC TB QA QB Qc. 0.01 0 0,00 0 10 0 0 01 00 0 0 0 0 1 1 (0) 111 1 1 0 0 0



ORI LOW -, 
$$P_{r=0} - > Q=1$$

Shift

ORI LIK QO Q, Q, Q,

I X 1 0 0 0

I X 0 1 0 0

I Y 0 0 0 0

I Y 0 0 0 0

I Y 0 0 0 0

