12 Parallel Berany Adder (or Ripple Corry Adder)

- I som one bit is corried out. As an example, motern Computers and Calculators use numbers ranging from 8 to 64 bits.
- => The 4-bot adder vering full-adder Circuiter is Capable of adding two 4 bet numbers resulting in a 4-bit sum and a Carry output as shown in figure below.
- => Since, all the bite of the inputs are fed into the adder circuits Simultaneously and the additions in each position are taking place at the same time, the circuit is known as "Parallel Adder".
- => The Addition oferation is illustrated in the following example: Lets the 4-bit words to be added be reforesented by A3A2A1A0= 1111 and B3B2B1B0=0011

Input carry

(Augend) Input word of A:

(Addend) Input word B:

SUM

Output Carry

Output Carry

Output Carry

Output Carry

(co)




Fig: - 4- bit binary parallel Adder

- =) Here Carry output lower order-stage is Connected to the Carry input of the next higher order stage. Hence this hyper of adder is Called a Ripple Carry adder".
- => In the least Significant stage, Ao, Bo and Con are added resulting in Sum So and Corry Co. This Carry Co becomes the Carry input to the second stage.
- => In the Becord Staye A, B, and Co are added resulting in I, and CI; Simultaneously, after fourth staye, the circuit results in a Sum (\$2525150) and a Carry output (Co).

- => The 4-bit farallel adder/Subtractor Circuit
 is shown in Figure below. It performs the operation
 of both addition and Sub-traction.
- => It has two 4-bit inputs 'A3 A2 A, Ao' and B3 B2 B, Bo'. The Addition (ADD)/subtraction (SUB) control line Connected with 'Ci' of the least significant bit, is used to perform the operation of addition (Subtraction.




Fig: - 4- bit Paraller Adder/subtractor

- => Though, the parallel binary adder is said to general its output immediately after the inputs are applied, its speed of operation is limited by the carry propagation delay through all stages.
- The propagation delay to of a full-adder (which has an inherent propagation delay) is the time difference between the instance at which the inputs (Ai, Biandci) are applied and the instance at which its outputs (Si and Citi) are generated.

each full-adder has a propagation delay of to, the output in the 41th-Stage will be generated only after '4tp'.

=> One of the methods of speeding-up this process is look-ahead Carry! addition, which eliminates the riffle-carry delay.

=> It is Very important to note that the Ex-OR Gales are used as Controlled Inventors.

Say for Most Bignificant stage, INTEX-OR Gale Contains two input B's & ADD/SUB Control (M).

 B_0 , $M \oplus B_3$ = $\overline{M} B_3 + M \overline{B}_3$

.. H M=0; MAB3= B3 — (1)

· · else 94 M=1; M&B3 = B3 -(ii)

=> To perform Addition, The ADD SUB Control Input (M) is Kept Low.

=> To perform Subtraction, I've ADD/CUB Control
Line is Kept ligh.

As, shown in eqn(ii), for the M=1; inverter produced the 1's complement of the addend (B3,\$B2, B1, B0).

of the least Significant bit of the adder, it is added to the Complementer adderd producing 2's Complement (1's Complement +1) of the adderd before addition.

Now the data A3A2A1A0 is
gring to add with the 2's complement of
b3B2B2B1; i.e; the Subtraction is going
to take place. Co = the terrowoutput of 4-bit
Subtractor.

-: Carry Look Ahead Adder: (fast Adder)

- I've addition process can be considered to the Completed only after the Carry propagation delay through adders, which is proportional to number of stages in it.
- => One of the method of making the process factor is brok ahead carry adder, which eliminates the ripple carry delay.
- => The Corry box ahead adder is lossed on the principle of looking at the lower order bits of the augend and addend if a higher order larry is generated. This adder reduces the Corry delay by reducing the number of Galia through which a carry signal must propagate.

Table: - Truth Table of full-adder emphasizing the Carditions at which Carry generation

							T
Ros	A	B	ci	C	. \	Co	
0	Ö	0	0	(. כי	0	
	Ø	0	1		1	0	No carry generadion.
2 -	6	, ,	0	1.8	1	0	h , a z
3 -	1	1 0	\	,	0	1	Carry Infogation
4		1 0	-0		l	0	Co = Ci
5	-	10	_ 1		0	1	J
		1	0 1		0	- 1	7 Carry Carry 15
7	-	1	, ,		1	1	G = 1
	L						

is always zero and I, the larry output (co)

is always zero and independent of Carry

input (ci), while in rows-6 & 7, the 'Co is

always 'I' and of independent of (ci'.

These are known as "Carry generations

Combinations".

=> Let G: represente the centry Corry (i.e.; coz)

=> For rows - 2,3,4 and 5, the larry output it equal to the Carry input. j.e; Co = Ci.

These are carry Propagate Conditions.

(i.e.; Co = 1, only when Ci = 1)

=) Let Gi'refresente the Corry generale Condition and Fi'represents the Corry Propagate Condition of the ith stage of a parallel adder.

From tout table, Gi' is obtained by

Summing up the Combinations Corresponding

to 6th & 71th route as follows:
Gi = A; B; Ci + A; B; Ci = A; B;

Similarly, the carry propagate (addition(ti)), ever occurs when either A; =1 and B; =0 or vice - Versa as shown in truth-table.

Pi = Ai Bi + Ai Bi = Ai @ Bi

** Consider, the addition of two binary numbers 'A'
(A3 A2 A1 A0) and B(B3 B2 B1 B1).

Can be expressed in terms of Gi, 1; and Ci-1 which is the centry carry output of the city stage. This is written as follows ?-

c; (co) = Gi + f; Ci-1

which is assume to be zero.

addition are required to add AoBo, AIBI,

A2B2 and A3B3.

Therefore, for i=0,1,2,3; the 'Ci'

are given by Co = G. + t. cin (where G. = AOBO.)

Po=Ao⊕Bo) Cin=O

=: C1 = G, + P, C0 = G, +P, (Go+Pocin)

= Gi+PiGo + PitoCin [Hare; Gi=AIB]


- Cz = 9 2+P2C1 L Dieve / 92 - 12 - 12 - 12 = 92+ P2 (91+P, Go+P, Po (Cin) = 92 + 8291 + 1, P29, + 80P, P2 Cin -- C3 = G3+ P3 C2 [Ethere; G3 = A3B39, P3 = A2AB3] = G3+13 (G2+1241+P1+2G0+P0+1P2 Cin) = 93+ P392+BP291+P1P2P390+P1P2P3Cin The Sum of 'A' and 'B' is given by -S = C3 S352 S150 where; li = A; @B; @ Ci-1 feriso,,,... i.e., So = Ao(PBo(+) Cin SI = AI @ BI @ CO S2 = A2 @B2 @C1 SS = A3 @ B3 (C2

theree, from the egn it is observed that to get the value of 'C's or Comput of MSB side, one can directly Calculater it from the value of Cin' or initial carry.

So, the time require for the oferation is much lesser. That is why it is one of the fashest mastered adder used in practice.

12 Serial Adder: -

- Though the parallel adder performs the addition of two binary numbers at a relatively faster rate, the dis-advantage of the parallel addition is that it requires a large amount of Logic Circuity. This increases
- => The Logic Circuits increases in profortion with the number of bits being added.
 - => In Serial adder, the addition oferation is Carried out bit-by-bit. Therefore, serial adder requires Simples Circulary that a farallel adder but results in a low speed operation.



The two shift registers A' 2'B' are used to store the numbers to be added serially. A single full-adder
is a used to add one-pair of bits at a time
along with the Carry.

The D'. flip-floop, i.e., Corry flip-floop is used to store the corry output of the full-afoler so that it can be added to the next significant position of the numbers in the registers.

=> The Contents of the Shift registers shift from left to right and their outputs starting from Ao and Bo are fed into a single full-adder along with the output of the Carry flip-flop upon application of each Cloack pulse

=> For each succeeding cloack place, The Contents of both the shift registers are shifted once to the right, and new Carry bit are transferred to sum - register and carry life. The respectively. This process Continues centil all the pairs of bits are added.