
11/03/21 CSE-4 4ssignment-4 AI), Aa). 4- segment instruction pipeline = -) A fowe- segment instruction pipeline is the organisation of an instruction pipline will be more efficient if the instruction cycle is divided into segments of equal dividion. One of the most common examples of this is a instruction propline. - 9t rombines two of more different segments and makes et as a single one. For instance, the decod if the instruction can be combined with the calculation of the effective address into one segn Fetch instruction Segment 1 from momory Instruction Dewde and calculate
efficie address Segment 2 Boanch Segment3 Fetch uperand Segmenty Execute instruction Fandling | update PC Empty

There is a class of comutational peroblems that are beyond the capabilities of the conventional romantes. These are characterized by the fact that they
require vast number of computation and it
sequire vast number of computer days of even weeks
take a conventional computer days of even weeks - Computers with vector processing are able to have applicate handle such instructions and they have applicate in following ficels >i) Long range weather frecasting 11), Beteroleum exploration ii), Inrage perocessing iv). AI and expert system etc-A vector of length no is represented as soon vector by-V= [V, V2 V3 V4 --- Vn] . The element Vi' of vector V'is written as VCI and the index I refer to a memby addre it register where the number is stored:

· In a computer system, cpu and an I/o interface A2). Asynchronou data Teransfer One designed independently each other. · When internal timing in each unit is independent from the other and when registers in interface and registers of CPU uses its own private clock. · In that case the two units are said to be asynchronous to each other-cpu and I/o device must coordinate for data teransfers. Methods used in Asynchronous data teransfer J. Shabe control: This is one way to transfer i. a by means of strobe pulse supplied by one of the units to indicate to the other unit when the (i), Handshaking & This method is used to accompa each data item being transferred with a contract signal that indicates the presence of data then signal that modicates are rowing the data the unit mother bus. The unit in the bus. The unit electioning the datastern remonds. It mounth 12 responds with another control signal to ocknowledge receipt of the data It is a method of data transfer uses a minual man and a method of data signal conterol signal for each transfer. The stood may be activated by either the source must of the destination unit. · Soverce initiated strobe · desitration initated stroll. Coroce ctorbe Destination

Source initiated strobe The data low radices the binary information from source unit to the destination used as shown The strobe is a single line that informs the destination unit when a walid data word is avoilable in the low. Data Valid data . The source unit 1st places the data on the bus. . After a brief delay to ensure that data settle to a steady value, the source activities the strobe The information of a data bus and the strobe signal remain in the active state for a sufficient time period to allow the destination unit to The source remover the data from the lrus fol a bull from the lrus fol a bull from the lrus fol a state it ausables sets bull from of sine after it ausables sets stole pulse skolo pulse -Handshaking In case of source initiated data transfer undle strobe control method, the source unit has notway of knowing whether desitination unit has received the data/not-· Similarly desitination suitiated transfer, has my

has placed the data on the data bus. Q3). Explining improves the speed of perocessing" A3). Piplong: It is a technique of decomposing a sequential process into subgrerait, with each subprocess being executed in a positial deducated segment that operats concionently with with all sother segments. Example: Teraditional pipeline concept A, B, C, D each have one load of clothe to wash, dry, and fold -> Washer takes 30 minutes 1 Folder takes 20 manutes - sequential laundry takes 6 hours for 4 loads 6pm 7 8 9 10 30/40/20/30/40/20/30/40/20/30/40/20



3). Control hazards Branshes and other instructions that change the "PC" make the fetch of the next instruction to be delayed. JMD ID PC + PC Pranch address dependency & bubble 3 IF ID OF DE US 4). Strutural hornols: Decree when some sussource has not been duplicated enough le intelated in the some clock. FIDA FOEX I+1 FI DA FO EX I+L Stall DA FU EX Decurs when the execution of an instruction of an instruction instruction of a pervious instruction depends on the evenuts of a pervious instruction alepends on the evenuts. DATA Majorde 2 ADD R1, R2, R3 SUB Octa hagard can be dealt with either and hagard con le dealt with either handware techniques 60% software techniques ordware Technique chaerdware detects, the data dependencies and delays the Interlock schelduling of the dependet. Anstruction by stalling in enough clock rycles.

A5), Page Fault - A page fault happens when a gunning program accesses a memory page that is mapped int the virture address space, but not physical memory. Since actual physical memory is much smaller than virtual memory, page faults happen - In case of page fault, OS might have to suplace one of the existing nages with the laggley newly needed page Different page replacement algorithms suggest different ways to decrete which page to replace, The target for all algorithms is to reduce the number of prage faults. lage fault Algorithms: 1) Fierst In Fierst Och (FIFO) The FIFO and this is the simplest page geplacement algorithm. In this algorithm, the OS keeps track of all pages in the memory in a queue the Solest page is in the front of the queue, the When a page needs to be replaced page in the front of the quere is seletted for removal. Ex:-Consider page reférence steang 1,3,0,3,5,6 with page frames - Find number of page faults

Total page fault = 6

Explanation: Initially all slots are empty, so when 1,3,0 came they are alleated to the empty slots -> 3 page loughts faults. when '3' comes, it is stready in memory so -O page faits Then 5'comes, it is not available in memory so it deplaces the widest page slot i-e \$1-> 1 nage fault. E'comes, it is also not available en memory soit replaces the dalest page total page fault. Finally when "3" comes it is not available so it replaces '0' 1' page fault 2), Beladys anamoly: Stylewer that is possible to have more page faults when increasing the number of page faults while using the FIF o page replacement algorithm. Is example : if we consider deference steing 3,2,1,0,3,2,4,3,2,10,4 and 3 slots, we get '9' total page faults, but if we increase sots to'4', we get '10' page faults in 3). Ontimal page replacement - In this olgorithm pages are replaced which would not be used for the longest dwartion of time in the future-4), Least recently used: - In this algorithm prage uid le suplaced which is last recently tiseda