Syllabus: -

Combinational dogic Design: -

Adders, Subbactors, Multiplexers, De-Multiplexers, MUX-Realization of Switching functions, Encoder, Decoder, Parity Lit Generator, Code Converters, Basic PLD6: - ROM, PROM, PLA, PAL Realizations.

Logic Circuits

Combinational

Circuit

(Off is only depends on present 1/P)

Sequential Circuit.

- (Of is only depends on present ife) (Off depends on present ife as well as previous off)

 A logic circuits for digital Systems may be divided into two lypes Combinational and Sequential.
- => A Combinational Circuet of Consists of logic gales
 whose outfule at any-time are determined by
 the present Combination of infulty without regards
 to previous outputs.
- => Sequential circuite employ memory elements in addition to logic gater.
- => In Sequential Corcuet outputs are function of the inputs and state of the memory elements inturn is a function of previous offs or ifpt.

Example of Combinational Circuit: -

Ex-1: - Adder.

Say, 1+0 = 1 Present-ilp ofp

So, ofp only defends on present i/P!

Example of Sequential Circuit: -

Say Count of time from in a clock.

Time: 00:45 (Previous ofp)

Tine: 00:46 (Present 0/p)

so, of p not only depends on present i/P's but also on previous ofp's.

Half Adder: - (combinational Circuit)

=> A Combinational Circuit The addition of two lite is called Half-Adder Circuit.

=> Its as binary oferation of inputs (single each).

E) From the explanation of half-adder, we find This circuit needs two lingle binary inputs and two binary outputs (one is sum & another is carry).

Say 'n' h'y' are two inputs and

S = Sum, C = Carry are the two outputs.

So, the truth table is >

		2	*	
1	DL	y	2	c
	0	0	0	0
	OZ	7	1	0
	1	0		0
		'_		

so in simplified Bookean function for the two outputs one obtained as -> * Sop form るニ ブソナルダ ニス色ソ (Sum of product) C = xy

[* to Here the equations are Simple So, R-map not used, otherwise we have to me to the Scanned with CamSca




Fig - Implementation of Half-Adder Circuit

Half Adder vering NAND Gates: -* WILL MIND number of NAND gates. S= 7-74, 9.24 = (x. xy)+(y. xy) = (x. xy)+(y. xy) = x. (x+y) + y.(x+y) = 24 = (7+9)(x+9) $xy + \overline{x}y + x\overline{x}$ + 47 T = Ty + xy +0+0 2 Dy of the equation. Sol: :-S= xy + xy スダナスズナ イダチェダ = x(x+y) + y(x+y) - (x+y) (= 2 x. xy + y. xy = 2. 24 + 4. 24 = 2. 24 = 2. 24 [Back Process from Boolean Algebra & then draw the shockard

Scanned with CamScanner

Half Addr using NOR - Galt: -

201: -
$$S = xy + xy + xy$$
 OR' from (+)

 $= xy + xx + xy + yy$
 $= x(x+y) + y(x+y)$
 $= (x+y).(x+y)$
 $= (x+y) + (x+y)$
 $= xy = (x+y)$

$$\frac{R}{\overline{x}+y} \rightarrow \frac{R}{\overline{x}+\overline{y}} \rightarrow \frac{R}{\overline{x}+\overline{y}} \rightarrow \frac{R}{\overline{x}+\overline{y}}$$