

Sequential circuits



Combinational

(also contains feed back path)
circuits + Memory elements.

Memory elements can be latches / flipflops.
(can store 1 bit either 1/0)

latches → do not contain clock.

Flip flops → contain a clock.

→ Differences.

latches

O/p at any instance
depends on i/p only.

✱ (no clock required)

flipflops.

O/p at any ^{instance} depends on
clock as well as i/p.

→ Combinational

O/p at any instance
depends on only i/p.

Memory unit is ^{not} required

Faster

Easy to design

Parallel adder

Sequential-


O/p depends on i/p
& also on past history
of these inputs.

Memory unit is required.
Slower.

Difficult:

Serial adder.

SR LATCH (nor gate)



i, $S=0$ $R=0$.
 Let us assume
 Q to be 1,
 $0 \rightarrow \bar{Q}$ will be 0

$S \rightarrow$ set $R \rightarrow$ reset

If we get $Q=0 \rightarrow$ reset
 $Q=1 \rightarrow$ set.

S	R	Q Outputs	
		Q	\bar{Q}
0	0	No change.	
0	1	0	1
1	0	1	0
1	1	X	X
		(invalid)	

To get more
 clarity about
 no change state
 implement it
 after any state.

i, $S=1$ $R=0$.

$S=1 \rightarrow$ output at $\bar{Q} = 0$.

$0 \rightarrow 1 \therefore Q=1$ $\bar{Q}=0$.

Set state.

Now check for no change (memory state)

$S=0$ $R=0$.

Now as $Q=1$.

1 nor 0 will be 0.

$$\therefore \bar{Q} = 0$$

Similarly, Take $\bar{Q} = 0$ initially.

0 nor 0 will give 1.

$$Q = 1$$


$\therefore S=0, R=0$ is ~~just~~ no change state

Similarly in other cases,

$S=1, R=1$ will be invalid case -


$S=1$ gives $\bar{Q}=1$
 $R=1$ gives $Q=1$ } \rightarrow can't happen possibly.

Similarly using nand gates -



S	R	Q	\bar{Q}
0	0	No change	
0	1	0	1
1	0	1	0
1	1	Invalid	


Gated SR Latch



Latch works only if $\bar{E} = 1$.

E	S	R	Q_n	\bar{Q}_{n+1}	State
0	x	x	0	0	No change.
0	x	x	1	1	
1	0	0	0	0	No change
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set -
1	1	0	1	1	
1	1	1	0	x	Indeterminate.
1	1	1	1	x	

Latch \rightarrow similar to ff but with 1 extra clock.



Triggering

level triggering




positive level



negative level

edge triggering




Positive edge



Negative edge

SR FF




(Gated SR FF)

D FF

Not gate used for input

CP	D	Q
0	x	No change
1	0	0
1	1	1

Edge Triggered JK flip flop.



$C = 1$

J	K	Q_{t+1}
0	0	Q_t
0	1	0
1	0	1
1	1	Q'

toggle.

T	Q_n	Q_{n+1}
0	Q_n	No change
1	\bar{Q}_n	Toggle

Race around condition


$J=1$ $K>1$ \rightarrow JK
Toggle

$J=1$ $K>1$
 $C=1$ in JK




To avoid this we go for M-S FF

Master Slave FF
we can use D, T, JK, SR FF



if $C=1$ Master is active, slave is inactive
if $C=0$ Slave " " , Master " "



Conversion of IFF to other.

Convert SR to D.

→ Known SR unknown D.

Write Excitation table of SR.

" Characteristics " " D.

Excitation table SR

S	R	Q	Q	Q_n	Q_{n+1}	S	R	Q_{n+1}
0	0			0	0	0	x	
0	1			0	1	1	0	
1				1	0	0	1	
				1	1	x	0	

Char of D

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Q_n	Q_{n+1}	S	R	D
0	0	0	x	0
0	1	1	0	1
1	0	0	1	0
1	1	x	0	1

	S	
	0	1
Q_p		
0	0	1
1	0	X


$$\bar{Q}_p D + Q_p \bar{D}$$

$$D$$

	R	
	0	1
Q_p		
0	X	0
1	1	0

$$\bar{Q}_p \bar{D} + Q_p D$$


$$\bar{D}$$



SHIFT REGISTERS

Reg \rightarrow grp of ffs.



\downarrow to store more no. of data.



SISO


Ip → series

Op → series



1011 → ip → after 4 clock pulses MSB reaches to FF3.


SIP0




clk	Ip	1011 → LSB → Q0	Q0	Q1	Q2	Q3
0	x		0	0	0	0
1	1		1	0	0	0
2	0		0	1	0	0
3	1		1	0	1	0
4						

✓

Synchronous \rightarrow same clock pulse.




Asynchronous \rightarrow diff clock.




3bit Asynchronous.


up





down



down



Mod 4 up counter (Asynchronous)





$\sigma \rightarrow$

0	0	1
0	1	
1	0	
1	1	
0	0	

} 1 cycle


$4 \bmod 2 = 0$

down counter.



Mod 4 down counter.

①



clk

Q_A

\bar{Q}_A

Q_B

\bar{Q}_B


Output is $\bar{Q}_B Q_A$.

1	1
1	0
0	1
0	0
1	1


} mod 4 down counter

③

DOWN



$Q_B \quad Q_A$



Mod-n counter

Mod 6 A.C.

③ $\rightarrow 2^3 = 8$ ft


but we want only 6

000 0
001 1
010 2
011 3
100 4
101 5
110 6
111 7

110 2
111 3

11X

0



Clr $\rightarrow 0$ then $Q = 0$

Pre~~er~~ = 0 then $Q = 1$.

upto

000

001

010

011

100

101

then 000.

as $Clr = 0$.

2 will be 0

10 10

Design Synchronous counter

- ① Decide no of ffs
- ② Excitation table of ff
- ③ State diagram & circuit excitation table
- ④ Simplified exp using K Maps
- ⑤ Draw logic diagram

Mod 8 Synchronous counter using T ff

↓
3 ff

Excitation Table of T FF

T	Q
0	No change
1	Toggle

T_n	T	T_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

T_n	T_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Q_A	Q_B	Q_C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Q_A^*	Q_B^*	Q_C^*
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1
0	0	0

T_{AC}	T_B	T_A
0	0	1
0	1	1
0	0	1
1	1	1
0	0	1
0	1	1
0	0	1
1	1	1

T_{AC}

	$Q_A Q_B$	00	01	11	10
Q_C	0	0	0	1	0
	1	0	0	1	0

T_B

	$Q_A Q_B$	00	01	11	10
Q_C	0	0	1	1	0
	1	0	1	1	0


T_A

	$Q_A Q_B$	00	01	11	10
Q_C	0	1	1	1	1
	1	1	1	1	1


$$T_{AC} = \bar{Q}_C Q_A Q_B + Q_C Q_A Q_B = Q_A Q_B$$

$$T_B = Q_C \cdot A$$

$$T_A = 0$$



RING COUNTERS






Pre 0 \rightarrow Q = 1

Clr 0 \rightarrow Q = 0


ORI low \rightarrow Pr = 0 \rightarrow Q = 1

shift

ORI	CLK	Q ₀	Q ₁	Q ₂	Q ₃
	x	1	0	0	0
1	↓	0	1	0	0
1	↓	0	0	1	0
1	↓	0	0	0	1
1	↓	1	0	0	0



Jhanson Counter



ORI

1	0	0	0
1	1	0	0
1	1	1	0
1	1	1	1
0	1	1	1
0	0	1	1
0	0	0	1
0	0	0	0