ADD

NDU :

ADL





K=1

K=0



OP1 (K=1)

OP2 (K=1)

HKT1

HKT



HKT2



ADC / NDC
ADZ / NDZ



ADI


IR → sign-ext 16 → alu
(11-16)
Ra → a → alu
NA
op
op - Sc
OP1
OP2
T1 → a → Rc
(Rb)
Mux
NA
OP2
HKT1
HKT2

LW


Rb → a → alu
Imm 6 → sign ext → alu
L1
L2
t1 → a0
edb → din
L2
L3
L3
HKT1
HKT2

LHI


IR8-16 → Shift 7 →
a → Ra
NA
L1
HKT1
HKT1
HKT2
HKT2
FB


din → a → t1
L3
OP2 > (Ra)(Rc).
HKT1
HKT2

R SW


Rb → a → dlu
Imm → sign ext → dlu
Ra → a → dlu
dout
SW1
SW2
t1 → a0
dout → edb
SW0
HK1
HK1,
HK1,

BEQ:


RB → b → dlu
Ra → a → dlu
add
Z = 0
RB → b → dlu
Ra → a → dlu
NA
Add-n
B1
CB
Z=0
Z=1
HK1,
HK1,
R7 → a → dlu
-2 → dlu
NA
add-n
B2


T → a → alu
NA
imm → ext → b-alu
Add.
B3
T1 → a → a0, R7
edb → dtn
NA
B4
dtn → inf
inf → ine
B5
JAL:
R7 → a → alu.
NA
+2 → b → alu
Adds
OP1
OP2
R7 → a → Ra
alu.
NA
-2 → b → alu
Add
B5
B3
B4
B5

JLR.


R_7 → a → Ra
R_B → b →
J_2
J_3
R_B → a → a0 / R_7
edb → din
J_5
B_5

JRI:


I_R → ext → dm.
R_a → a → ah
Adar
J_4
B_4
B_5

LM:


Ra → b → T2
LS 1
OV = 1
OV = 6
→ Rcsb
BRK T1
FIK T2
LS = 1
LS = 0
Count++
T1 → a → a0
db → din
dln → Rc
T → alu

Ra Cmem — RF


RB
R7
Ra
S
S
ao2
ao2
Do1
RF
CLK
Reset
OV
count
RA
RB
RC
R7
1
0
ain
din
DO2
LS_c
T1
IR → Shift 7
DO1
DO2
din_s0
din_s1
clk.
Reset
Write_en


alu_c
alu_op2
b1
en
op
Ra
t1
alu_out
2_out
sout
inv_en
INV_S
+2
Rb
Sign_ext_6_16 ← IR (11-16)
Sign_ext_9_16 ← IR (8-16)
Cin
Zin
1en
2en
cout
zout
3x 8 mux (16 bit)
2x 4 mux (16 bit)
1x 2 mux (3 bit)


S
8x1
IR(9-16)
counts


mem_wr_en
T1
mem_a
din
dout
mem
clock
in
Ra
dout
dout
din
mem_s
dout
en
in
Rq
Rq