

Basic Memory Cell


NOR	Memory	Cell

S	R	Q	QN
0	0		
0	1		
1	0		
1	1		

NAND Memory Cell

S	R	Q	QN
0	0		
0	1		
1	0		
1	1		

D-Latch



D-Latch	
D - Memory Cell	

Latch vs Flip Flop
Clk

Reset Input		

