



# "Real World" Digital Circuits



$\mathcal{T}$






## Simulating Propagation Delays

## Pre-route Simulation




## Pre-route Simulation



## Glitches

# Glitches



# Glitches

A \ BC	BC			
	00	01	11	10
0	0	1	0	0
1	0	1	1	1

## Glitches

AB \ CD	00	01	11	10
00	0	1	0	0
01	0	1	1	1
11	0	0	1	1
10	0	0	0	0

AB \ CD	00	01	11	10
00	0	1	0	0
01	1	1	1	1
11	0	0	1	0
10	0	0	0	0


## Glitches

AB \ CD	00	01	11	10
00	1	0	0	0
01	1	0	1	0
11	0	0	1	0
10	0	0	0	0


## Fix Glitches

A \ BC	BC			
	0 0	0 1	1 1	1 0
0	0	1	0	0
1	0	1	1	1

## Post-Route Simulation



# Post-Route Simulation



# Settling Time