

TRICK X Could make the stake register be a counter by
having a signal go to an enable and having
having a signal go to an enable and having
CO connect to the load line. This works
because each state either goes to itself or
the next requestral state. (we don't go from
Stake 2 to 5


- Saves 2 lines.

2 > 2 or
2 > 3

an output register. You need them to

and the enable

register.



Grad Digital – HW Ch3-9 ROM Table

KEY #2

Dec=00 - HReset Dec=01 - HHot Dec=10 - LSpin

CS		NStrt	YHot/	YFull/	NS	LPump	HFill	HFill Decoder		
				YEmpty	YTime				Decouci	MUX
As	A ₄	<u>A</u> 3	A ₂	A_1	A ₀	D_7 D_6 D_5	D ₄	D_3	$\mathbf{D_2} \mid \mathbf{D_1} \mid$	D ₀
	00						1 /12			
	00		X	X	1	010	1	0	00	0
	00		0	0	0	000	0		00	1
	_		0	1	0	000	0	1	01	1
	00		1	0	0	000		0	00	
U	00	A Zabata	1	1	0	000	1	0	01	
^	72 (A)						e dina	10.74		
	01		1	<u>X</u>	Х	001	1	0	01	0
_	01		0	X	0	001	1	0	11	0
	01		0	0	11	001	0	0	01	0
U Para and	01		0	1	1	010	1	0	01	1
^				11.42%						
	10		X	X	1	011	1	0	00	0
	10		0	The second secon	0	010	0	- 1	00	1
	10	1	1	X	0	010	1	0	00	1
23-1 MALE	alitera.	at History				* - Significant fields for painting and the				
01			1	X	X	011	1 1	0	01	0
01			0	X	0	011	1	0	11	0
01			0	0	1	011	0	0	01	0
01	[] - - - - - - - - - - - - -		0		1	100	1	0	00	0
			YE: 1		r by Na Palacida La Red III					
	<u> </u>		-1	X	X	100	1	0 1	01	0
10			0	X	0	100	1	0	10	0
10	N)	A. Server	0	X	1	101	1	0	01	0
				1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	TRANSCE OF					
10			0	X	X	101	1	0	01	
10	<u>) </u>	-1	1	X	X	000	1	0	01	1

Solution with State Counter (circuit is more complicated and needs many more states (slower operation). Chapter 3 Don't need to latch Timer CO because YTIME is not in the YEMPTY path (it is in a different state) 1 Mine (0 Tiner could be different deputing on leasting Clock CK< of ther LD HReset number of inputs depends on leasth of need decoder times Register HIEL chek 0000 Qu HHOT YTIME D. trot2 11 LLNS طر HAIL HRESET D. YEU. D, Decooles D3 Å٦ LPUMP LAG Mur Do SVA LEPIN Y Enpty SVD SVC YHot-4. QVZ State Courter
alls extra
States + Reg ROM Conster Muk SAB 8 3V2 C 00 need Spits > 16 states LD O Clock LLNS

Digital systems

