## PHY 5430 Digital Systems

Wiatrowski Chapter 1

## Digital Systems

Introduction:

Graduate class – Different than undergrad!

Transition to a company environment.

Independent. Teach yourself as much as possible.

Most of your time will be spent working on labs. Learn by doing approach.

Hands on.

#### **Materials**

- "Logic Circuits and Microcomputer Systems" by C. Wiatrowski and C. House. (pdf).
- VHDL tutorial: A programmed-Learning Approach for VHDL and Programmable Logic, in Digital Hardware Lab Manual by Michael D. Furman and Tyson S. Hall. (pdf)
- "Rapid Prototyping of Digital Systems SOPC Edition" book by James O. Hamblen, T.S. Hall and Michael D. Furman. Used by Georgia Tech, one of the top engineering schools in the USA.\
- FPGA Prototyping by VHDL Examples and RTL Hardware Design Using VHDL by Chu (sections needed are posted on ASUlearn). This is also your digital textbook. It is on ASUlearn under MATERIALS.
- Uses an FPGA board programmed with VHDL. Altera boards cost ~\$500 and use expensive Quartus software. However, they have large educational discounts. This course uses real-world equipment

## Materials (continued)

For about 1/3 of the course, we will be using the excellent Wiatrowski book from 1980 (now out of print). The first half of the book is very good and still relevant. Includes timing as well as covering state machines. The last half of the book is obsolete.

It is posted on ASUlearn.

### Algorithmic State Machines

- Also called Finite State Machines
- Used as a model in LabView code
- The control circuit for CPUs
- Used in custom controllers (FSM)
- The control circuit for data manipulation (FSMD)

#### ASM


Algorithmic State Machine

Example of ASM:

Traffic Light Controller.


Inputs WT and ET.

Example: NS street is very busy. EW street has little traffic.



#### Flow Chart

Flow Chart for the traffic light controller.




# Flow Chart (continued)

- The states of the ASM are shown in boxes. (Each state has a time period.)
- The diamonds indicate decisions based on the inputs. There is no time period associated with the diamonds.
- In general, algorithms must have a finite number of steps (although they can repeat forever), precisely defined steps, definite order steps will be performed. Inputs and outputs are optional.

## Flow Chart (continued)

SPECIAL NOTE: Everything in a state happens simultaneously!


The dotted line is drawn around the state.




#### Flow Chart States


has SAME TIME
PERIOD. Flow
chart shows how
different periods
are implemented
by repeating
states.

Note: Slow clock.



### Timing Diagram





Plots the signals controlling the lights.

Define: Digital 1 will turn light on, 0 off.

You can view timing diagram using oscilloscope or a logic analyzer. Also shows glitches.

If signals only change at constant time intervals, then can use logic signal table shown above right. This is convenient for large and complex systems. Can view table for a real operating circuit using a logic state analyzer. We will use the SIGNAL TAP logic analyzer in Quartus.

#### Algorithms

All algorithms can be implemented using only ROM's (Read Only Memories) and D Flipflops.

Alternatively, ROM can be replaced with gate circuit.

For complex algorithms, the use of additional chips (timers, counter, decoders, multiplexers, registers) may be more economical and efficient.


### D Flip-Flops

Simple D Flip-flop (memory circuit)

C is the clock (edge sensitive)


D is the Data input

Q is the output



The Q output remembers the state (0 or 1) of the D input that existed when the last 0-to-1 transition occurred on the clock line input.


#### Memory



This ROM has 5 address lines and 4 data outputs. The number of memory locations would be  $2^5 = 32$ . Each of these memory locations has 4 bits of data.

If you put 00001 on the address lines, what is the output????

#### Memory



This ROM has 5 address lines and 4 data outputs. The number of memory locations would be  $2^5 = 32$ . Each of these memory locations has 4 bits of data.

If you put 00001 on the address lines, what is the output???

# Memory (continued)

ROM

**PROM** 

**EPROM** 

**EEPROM** 

Flash

## Memory (continued)

```
PROM

EPROM ----- Numberd 27xx...

EEPROM -----\ __ Both numbered 28xx...

Flash -----/
```

So a 2716 is an EPROM 2k memory locations each with 8 data bits.

A 2864 is an 8k by 8 EEPROM.

## Memory (continued)

- ROM's are memory chips which remember a pattern of data that is built into the chip permanently by the manufacturer. The 1<sup>st</sup> chip is VERY expensive, the rest are cheap. It can not be modified in the field.
- PROM (Programmable ROM) can be set ONCE by the designer. Cheaper, but still can not be modified in the field.
- EPROM (Erasable PROM) is a PROM which can be erased by UV light, then reprogrammed.
- **EEPROM** (Electrically Erasable PROM)
- Flash memory (entire device erased quickly)

#### Controller






Figure 1-17 Sequential digital machine.

# Controller in an example system





Implementing simple traffic light controller using flip-flops + Rom (20 sec ON for NS and EW).

Use 10 action blocks which controller will sequence through (latatime every 5s).

0000

Give each action block a state, use flip-flops to remember state controller is in

Use Rom to store outputs for each state, it , each state is Rom address, at which the data stored is output




Figure	1-14	Traffic controller.

Signal abbreviation	If signal is 0	If signal is 1		
NSG	NS green is off	NS green is on		
NSY	NS yellow is off	NS yellow is on		
NSR	NS red is off	NS red is on		
EWG	EW green is off	EW green is on		
EWY	EW yellow is off	EW yellow is on		
EWR	EW red is off	EW red is on		

	Table	1-4 Traffic c	M cont	tents	N							
-	Curren ROM a		D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	puts D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	ROM contents
	<b>№</b> 0H	0146	0	0	D	0	0	3	N	0	0	04CH
	1H	0	0	1	0	0	0	1	Y	0	0	08CH
	2H	0	0	1	1	0	0	1	1	0	0	0CCH
	3H	0	1	0	0	0	0	1	1	0	0	10CH
	4H	0	1	0	1	0	1	0	1	0	0	154H
	5H	0	1	1	0	1	0	0	0	0	1	1A1H
	6H	0	1	1	1	1	0	0	0	0	1	1E1H
	7H	1	0	0	0	1	0	0	0	0	1	221H
	8H	1	0	0	1	1	0	0	0	0	1	261H
	9H	0	0	0	0	1	0	0_	0	1	0	022H
	AH	0	0	. 0	0	0	0	0	0	0	0	000H
	BH	0	0	0	0	0	0	0	0	0	0	000H
		0	0	0	0	0	0	0	0	0	0	000H
usel	DH	0	0	0	0	0	0	0	0	0	0	000H
	EH	0	0	0	0	0	0	0	0	0	0	000H
/	FH	0	0	0	0	0	0	0	0	0	0	000H

We know order of states from flow chart shown previously. Store next state in Rom memory (D6-D9). Output from these Rom bits is connected to flip flop inputs.

Summary: Current state register (the flip-flops) is sequenced to new state every 5 seconds by clocksig. Rom has outputs for each state, also has next state boccur.

#### Gate Implementation of Traffic Controller




Figure 2-16 Reduced functions for traffic controller.

#### KM's from ROM table 2-1.

Note: We worked through . output D? already.

SOP functions describe operation of the ROM.

Now we need to replace ROM with GATES ...

 $D_6 = \overline{A}\overline{D} + \overline{A}\overline{B}\overline{C}$ 

 $D_5 = BC\overline{D} + AC\overline{D} + \overline{B}\overline{C}D$ 

 $D_4 = \overline{A}\overline{B}C\overline{D}$ 

 $D_3 = \overline{C}\overline{D}$ 


 $D_2 = \overline{C}\overline{D} + \overline{A}\overline{B}\overline{D}$ 

 $D_1 = A\overline{B}\overline{C}D$ 

 $D_0 = BC\overline{D} + AC\overline{D} + \overline{A}\overline{B}\overline{C}D$ 

SOP functions from above KM's.






Each output
expression
(00-09)
has been
implemented
with gotes.

Notice:

50P->

ANDLOR

FA, FB, FC -> simplifies schematic



Above circuits
are now
combined
with flip-flops
to form
Controller.
Do-DS outputs
D6-D9 next
State
Compare to
ROM controller,

Fig. 1-14.




Figure 1-15 Flowchart of traffic light controller with traffic sensor inputs.


Implementing a traffic controller with inputs.

WT, ET are the traffic sensors.

Flouchart shown earlier (Fig. 1-5) is modified so action blocks are equal time (clock signal can now be used to sequence a controller).

Construct controller as before.

Problem. Next state after 3H is either state OH or 4H, depending on inputs.



• Figure 1-16 Traffic-light controller with traffic sensor inputs.

								(901K9)								
	Tab	le 1-6	6 Abl	brevia	ted RO	M cont	ents	(	6				1	5		
Curr	State				WT ET Ne				Next state			Outputs				
	A5	A4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D <sub>9</sub>	D <sub>8</sub>	D7	$D_6$	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$
OH	0	0	0	0	×	x	0	0	Q	D	1	0	0	0	0	1
24 7	0	0	0	1	×	X	0	0	1	0	1	0	0	0	0	1
	0	0	1	1	0	0	0	0	ō	Ô	1	0	0	0	0	1
34-	0	0 -	1	1	0	1	0	i	. 0	0	1	0	0	0	0	1
"	0	0	1	1	1	0	0	1	0	0	1	0	0	0	0	1
	0	0	1	1	1	1	0	1	0	0	1	0	0	0	0	1
74	0	1	0	0	×	×	0	1	0	1	1	0	0	0	1	0
SH	0	i	1	0	×	×	0	1	1	1	0	0	1	1	0	0
6H	0	î	î	1	×	x	1	0	ò	0	0	0	1	1	0	0
74	1	ō	ō	ō	×	×	i	0	0	1	0	0	î	i	0	0
9#	1	0	0	1	×	×	0	0	0	0	0	1	ō	1	0	0
411	T	0	1	0	X	X	0	0	0	0	0	0	0	0	0	0
	1	0	1	1	X	X	0	0	0	0	0	0	0	0	- 0	0
11 01	1	1	0	0	X	×	0	0	0	0	0	0	0	0	0	0
Vot used }	1	1/	0	1	×	X	0	0	0	0	0	0	0	0	0	0
/	1	1	1	3	×	× /	0	0	0	0	0	0	0	0	0	0
	1	1	1	1	×	X	U	U	U	U	U	0	0	U	U	0

Solution: Use Rom with 6 address lines, extra two are for inputs. Now next address (state) depends on inputs also.


Rember: DG-D9 connected to A2-A5

Al So, state 3H has 4 possible conditions depending on the 2 inputs. If both inputs =0, next state

### ROM Table (pg 23)

```
<u>Current State</u> <u>Inputs</u> <u>Next State</u>
                                            Outputs
                         D9 D8 D7 D6 EWR EWY EWG NSR NSY NSG
                        0
                 0
                     0
                                                                   0
        1
    0
                                                                   0
        1
                     0
    0
                            0
                                  0
                                                              0
                                                                   1
                                                  0
                                                                   0
                                                        \mathbf{0}
```

#### State machine



How many Flip-Flops are needed for a state machine with 10 states?


How many data pins would a ROM need if this state machine had its 10 states and required 3 outputs?


#### Flow Chart States


MOORE Machine
Not efficient
Can't stay in same
state when over.

Better way.....

**MEALY Machine** 







			_ A	٠,	1				_		
	.>	Emer	//	15	NSG	Nsy	NSR	Ew6	EWY	EWR	
Az	$A_{i}$	A.	107	D7 P6		04	D3	Da	Di	0.	
0	0	0	0	1	1	0	0	0	0	1	
0	0	1	0	0	0	0		0	0	1	
0	1	0	1	0	0	1	0	0	Ò	1	
0	1	1	0		0	0	1	0	0	1	
1	0	0	1	1	0	0		l	0	0	
1	0	1	1	0	0	0	1	0	0	1	
L	1	0	0	0	0	0	1	0	1	0	
	(	1	1		0	0	1	0	0		

#### Notation... IMPORTANT

Reference Wiatrowski page 28:

Y is for active high inputs (Ex: YINPUT1)

N is for active low inputs.

H is for active high outputs L is for active low outputs.

Can have "immediate" outputs IHout1 or ILout2.

### Notation...(continued)

```
ASM formal definitions:
```

#### Inputs:

YWT = WT sensor ON if logic 1

NWT = WT sensor ON if logic 0.

#### **Outputs:**

HEWG = EWG is ON if logic 1

LEWG = EWG is ON if logic 0

Immediate Outputs: IHEWG and ILEWG (lights, etc.)

Synchronous inputs are synchronized with clock pulse.

Asynchronous inputs may cause many problems (covered in chapter 5) such as missed signals between clock pulses, or violated setup/hold times!

Asynch Input
Problem
a) Synch input,
NRT=1,

LOUT=OFF, NS=AE

b) Synch input,
LRT=0,
LOUT=ON, NS=
AD

c)Asynch input,
NRT=pulse,
LOUT=pulse,
NS=AE





Figure 1-26 ASM block with conditional output,




LOUT ON and goes to AE ???


Figure 1-27 Conditional output timing diagrams.

### Notation... (continued)

Keep in mind that most outputs from one state machine are inputs to another state machine or to something on the same clock!!



# 5-5 Clocked Flip Flop Timing




 $t_p$  - propagation delay = 25 ns (LH) or 40 ns (HL) for 7474

 $t_s$  - setup time = 20 ns for 7474

 $t_h$  - hold time = 5 ns for 7474

# Delayed by one CLK cycle

IMPORTANT NOTE: Systems will often be connected using the same clock signal. This arrangement shown below will add a DELAY to the overall system! It will take an extra clock cycle for a machine's outputs to be read by the other machine's inputs!!!



Machine 1 output is delayed by the propagation delay of Machine 1, but Machine 2 needs it to arrive before the clock (setup time).


#### More about State Machines

#### List of rules for state diagrams:

- 1. Must have a state box. You can only enter a state into the state box.
- 2. Outputs of a state are listed inside the state box (unless they are conditional).
- 3. State Name goes inside a circle outside the state box.
- 4. State code (number) on top of the box (in Hex or binary).
- 5. Decision diamonds must have a 0 or 1 on their exit paths.

#### **NOTE AGAIN:**

Everything in a state happens at the same time!!!




### **Conditional Outputs**

Mealy Machines.


In the example shown here, the output "ConOUT1" will be asserted when the ASM is in StateA and the input "Cond1" is true.

Decision diamonds have no time associated with them. All things in the state happen simultaneously! (CondOUT1 happens at same time as Out1 and Out2)!



## Conditional Outputs (continued)

Since the decision diamonds have no time associated with them, a long serial connection of diamonds does not impact the timing of the state machine.




OK!

**WRONG** 

## **Conditional Outputs**

#### **Mealy Machines**

Is there anything wrong with this ASM chart?



## Design Procedure

#### DESIGN PROCEDURE FOR ASMS

The design procedure for ASMs may be summarized as follows:

- 1. Write a specification of the problem to be solved.
- 2. Translate this specification into an overall flowchart if necessary to clarify operation.
- 3. Develop a block diagram of the system including signal definitions.
- 4. Implement each block in the block diagram.
  - a. Develop the algorithm for each block, either in written or flowchart form.
  - b. Translate these algorithms into ASM charts,
  - c. Implement the ASM charts with logic circuits.

# Design Ex: Automated Bank Teller

DESIGN EXAMPLE: Automated Bank Teller

Step 1. Design an automated bank teller that will dispense cash if a customen enters correct account # and amount."

Step 2. Overall Flow chart


CUSTOMER ENTERS
ACCOUNT NUMBER

COMPARED

COMP

Reference the bottom of page 37 for notation.

A comparator makes sure you have the correct numbers.



IHDACT. Display "Enter Account Number."
IHDAMT. Display "Enter Amount."
IHDTA. Display "Try Again."
HACT. Set comparator to accept the account.
HAMT. Set comparator to accept the amount.
YCE. A correct entry has been made.
YIE. An incorrect entry has been made.
HCLE. Resets both YCE and YIE to 0.
LDIS. Dispense the cash.

NCLR. The clear switch has been pressed.

50

Controller block directs operation of input blocks, output blocks, and processing block. Very common configuration.

- Step 3: Block diagram with signal definitions.
- All outputs must be on as long as that action is needed, i.e., HAMT must be 1 until the customer is finished entering amount.
- Need to use short clock period (~50ms) so message can be lighted "simultaneously" with corresponding control signal. For example, IHDACT and HACT (HACT is delayed output, but 50ms is negligible in this case). HACT will take effect before customer can push first number key.
- Step 4: Implement each block. We will implement controller block...





Figure 1-32 Flowchart for bank teller controller.

# ATM Design (Moore Machine)

INPUTS Next										
State	Outputs	YCE	YIE	NCLR	state	Comments				
Read account number	HACT, IHDACT	0	0	×	A	Display and read account number if no entry				
		1	×	x	C	Correct entry				
		0	1	x	B	Incorrect entry				
Try again to read	HACT, IHDACT	1	X =1	×	С	Correct entry				
account number	IHDTA	0	×	1	B	No entry or incorrect entry, stay here-				
		0	X	0	D	Clear switch pressed				
Clear YIE and YCE before new account number	delayed 0	en't c	x are	×	۸	Extra state needed to reset YIE and YCE Reset occurs on clock edge that causes transition to state A				
Clear YIE and YCE before amount entry	CHCLE 64+ py+	×	×	×	E	Same as state D except that read amount is				
Read amount	HAMT, HIDAMT	1	×	×	F	Correct entry, go get cash				
		0	0	1	E	Display and read amount if no entry				
		0	0	4	0	Clear switch pressed. State D not needed because YIE = YCE = 0				
		0	0	×	<b>©</b>	Incorrect amount entered				
Dispense cash and clear YIE and YCE	LDIS, RCLE	×	×	×	۸	Dispense cash and go back to get another account				
	HANT, INDANT	1	A)	×	F	Correct entry, dispense cash				
Tow to send assessed				(2)	_					
Try to read amount	INDTA		×	1	G	No entry or another incorrect entry /   #				




Waits for "enter" key.
Loops if not
incorrect entry, or
if no button is
pressed.

If correct, then we go into another state.

If cleared, then starts over.

Note: States C and D
do nothing except
assert HCLE one
clock cycle ahead
of state in which
YIE and YCE must
be reset because
HCLE is delayed
output.



This is the same design with a Mealy Machine.

Red path is if they don't press anything. User hits enter key at end of entry.

Conditional Outputs: IHDTA, HCLE, LDIS.

Using HCLE as conditional output saves 2 states (C and D) because HCLE can be asserted (when needed) in same clock cycle that causes next state to occur. Why couldn't this be done without conditional outputs? Note that this uses 2 states.

The provious design used 7

The previous design used 7.

Current state A <sub>3</sub>	NCLR A <sub>2</sub>	YE A1	73 YCE Ao	Next state	LDIS D <sub>6</sub>	HCLE D <sub>5</sub>	HAMT D <sub>4</sub>	HACT D <sub>3</sub>	IHDTA D <sub>2</sub>	IHDAMT D <sub>1</sub>	IHDACT D <sub>0</sub>
0	x	×	1	17	1	1	0	1	0	0	1
0	1	0	0	6	1	0	0	1	0	0	1
0	1	1	0	0	1	0	0	1	1	0	1
0	0	0	0	0	1	1	0	1	0	0	1
0	0	1	0	0	1	1	0	1	1	0	1
1	x	×	1	ō	0	1	1	0	0	1	0
1	1	0	0	1	1	0	1	0	0	1	0
1	1	1	0	1	1	0	1	0	1	1	0
1	0	0	0	0	1	1	. 1	0	0	1	0
1	0	1	0	0	1	1	1	0	1	1	0




Figure 1-34 ASM chart for bank teller with conditional outputs.

Next state is lond, depending on inputs.

LDIS, HELE, IHDTA also depend on inputs, ofher outputs don't (HAMT).

not conditional artput:

Only have 2 states ( I flip flop needed)! why?

Moore

Mealy

7 states  $(2^3=8)$ 

thus 3 address lines

+3 inputs = 6 total.

3 lines for "next state"

+ 7 outputs = 10 data lines.

So,  $2^6 \times 10 = 64 \times 10$  ROM

But would have to buy 64x16.

#### Moore

7 states  $(2^3=8)$ 

thus 3 address lines

+3 inputs = 6 total.

3 lines for "next state"

+ 7 outputs = 10 data lines.

So,  $2^6 \times 10 = 64 \times 10 \text{ ROM}$ 

But would have to buy 64x16.

#### Mealy

2 states (2<sup>1</sup>=2)

thus 1 address line

+3 inputs = 4 total.

Moore

7 states  $(2^3=8)$ 

thus 3 address lines

+3 inputs = 6 total.

3 lines for "next state"

+ 7 outputs = 10 data lines.

So,  $2^6 \times 10 = 64 \times 10 \text{ ROM}$ 

But would have to buy 64x16.

Mealy

2 states (2<sup>1</sup>=2)

thus 1 address line

+3 inputs = 4 total.

1 line for "next state"

+7 outputs=8 data.

 $2^{4}x8=16x8$  ROM

Moore Mealy

64x16 ROM 16x8 ROM

Smaller,
Cheaper,
More Powerful...
Has glitch issues – see Chu