

1					3		4			5	
											· · · · · · · · · · · · · · · · · · ·
	ATT: 5.7/146			USB to	UART Conve	rsion					
	ATTiny416										
											ļt.
	File: microcontroller	r.kicad_sch		File: untitled.	kicad sch						
	Power		Pariabaral Ha	Peripheral Hardware							
				remplierat ma	nuware						
	File: power.kicad_sch			File: Peripher	al_HW.kicad_sch						
	rice. power.kiedd_seii										
							Sheet: / File: ATTiny_416_	_Sensor_Boar	d.kicad_sch		
							Title: ATTiny4	416 Devel	opment Board 5-02-09		Day 2
							KiCad E.D.A. 8.0.	рате: <u>202</u> .7	<u> </u>		Rev: 2
1			2		3		4			5	·











Input Power Source Diode OR



3.3V Rail Generation

PWR\_FLAG



Required to generate a 3.3VDC power rail capable of delivering 150mA for the uC and other components.

3.3VDC power rail needs to be derived from: 5VDC USB power 30VDC External input power

The design requires the power sources to be ORed together so that either supply can power the system.

The selected LDO can regulate with a minimum input voltage of 4.0VDC. The 30VDC supply can be ORed using a shotty diode as the forward voltage drop on the diode will be well above the min 4.0VDC input.

The USB specification provides a minimum voltage at the device of 4.35VDC. A shotky diode would create too high of a voltage drop and cannot be used for ORing. Instead, an Ideal Diode is created using a ORing controller and a P—Channel FET.

DMP6110SVT R\_DS\_ON = 130 mOhms When drawing 150mA, the voltage drop will be V = IR = (.15)(.130) = .02 VDC. Therfore, the LDO will receive -4.33 VDC, well above the 4.0VDC minimum.


Sheet: /Power/ File: power.kicad sch

Title: ATTiny416 Development Board

 Size: A4
 Date: 2025-02-09
 Rev: 2

 KiCad E.D.A. 8.0.7
 Id: 4/5

Spare Pin Headers SPI Flash +3.3V J7 GPI01 6 5 4 3 +3.37 J3 SPI Debug ATTiny416\_PA4 ATTiny416\_PA5 ATTiny416\_PA6 ATTiny416\_PA7 C10 R12 4.7u 4.7kR GND GND GND ATTiny416\_SPI\_SS
ATTiny416\_SPI\_CLK
ATTiny416\_SPI\_MOSI
ATTiny416\_SPI\_MISO <u>cs</u> ≥ 6 CLK 5 DI(100) 2 DO(IO1) W25X20CLUXIG\_TR 3 7 HOLD +3.3V +3.3V 9 EXP S ATTiny416\_PB0 ATTiny416\_PB1 ATTiny416\_PB4 ATTiny416\_PB5 GND



Sheet: /Peripheral Hardware/ File: Peripheral\_HW.kicad\_sch Title: ATTiny416 Development Board

Size: A4 Date: 2025-02-09 Rev: 2 KiCad E.D.A. 8.0.7 ld: 5/5