

Do not route any signals under the crystal signals.
Surround the crystal signals and components with a guard trace.

Used AN2648 to calculate load capacitance.
Solved a simplified version of Equation 3–5 for C_P, assuming:
C_P = C_{P1} = C_{P2} = External Load capacitor values
C_{EL} = C_{EL1} = C_{EL2} = External parasitic capacitance
C_L = C_{L1} = C_{L2} = ATTiny416 internal parasitic capacitance.
C_T = Total load capacitance (Set with value from selected crystal)

Simplified Equation 3–5:
$$C_T = ((C_L + C_P + C_{EL})^2) / (2C_L + 2C_P + 2C_{EL})$$

Simplified Equation 3–5 solved for C_P:
$$C_P = 2C_T - C_L - C_{EL}$$

Values & Math:
C_{EL} = 5pF (Assumed)
C_L = 4.5pF (ATTiny416 Datasheet, Table 35–14)
C_T = 9pF (MU01499–32.768K Datasheet)

$$C_P = (2 * 9pF) - 4.5pF - 5pF$$

C_P = 8.5pF

Selected 10, 20, and 15 pF capacitors for experimentation.

WARNING:
This design should be tested to verify the external parasitic capacitance in the final configuration using procedures identified in AN2648.
Multiple C_P values should be tested to determine the actual C_{EL} value.

Sheet: /ATTiny416/
File: microcontroller.kicad_sch


Title: ATTiny416 Development Board

Size: A4 Date: 2025–02–09

KiCad E.D.A. 8.0.7

Rev: 1

Id: 2/5



Sheet: /USB to UART Conversion/
File: untitled.kicad_sch

Title: ATTiny416 Development Board

Size: A4

Date: 2025-02-09

Rev: 1


KiCad E.D.A. 8.0.7

Id: 3/5

30V Input

J4

WARNING: Maximum Input Voltage: 40 VDC




The diagram shows a TPS7B6933DBVR voltage regulator (U6) in a yellow box. The input pin (1) is connected to a 10uF capacitor (C11) and the output pin (5) is connected to a 4.7uF capacitor (C12). The ground pins (3 and 4) are connected to a common ground. The output pin (5) is also connected to a 510R resistor (R19) and an orange LED (D5) in series with a 3.3V supply.

3.3VDC power rail needs to be derived from:
5VDC USB power
30VDC External input power


The USB specification provides a minimum voltage at the device of 4.35VDC. A shotky diode would create too high of a voltage drop and cannot be used for ORing. Instead, an Ideal Diode is created using a ORing controller and a P-Channel FET.

DMP6110SVT R_DS_ON = 130 mOhms
When drawing 150mA, the voltage drop will be $V = IR = (.15)(.130) = .02$ VDC.
Therefore, the LDO will receive ~4.33 VDC, well above the 4.0VDC minimum.

SPI Flash



Spare Pin Headers



Sheet: /Peripheral Hardware/
File: Peripheral_HW.kicad_sch

Title: ATTiny416 Development Board

Size: A4	Date: 2025-02-09	Rev: 1
KiCad E.D.A. 8.0.7		Id: 5/5