

123456

A

B

C

D

ATTiny416

USB to UART Conversion

Power

Peripheral Hardware

Sheet: /  
File: ATTiny\_416\_Sensor\_Board.kicad\_sch

**Title: ATTiny416 Development Board**

Size: A4


Date: 2025-02-09

Rev: 2

KiCad E.D.A. 8.0.7

Id: 1/5

123456



Do not route any signals under the crystal signals.  
Surround the crystal signals and components with a guard trace.

Used AN2648 to calculate load capacitance.  
Solved a simplified version of Equation 3–5 for C<sub>P</sub>, assuming:  
C<sub>P</sub> = C<sub>P1</sub> = C<sub>P2</sub> = External Load capacitor values  
C<sub>EL</sub> = C<sub>EL1</sub> = C<sub>EL2</sub> = External parasitic capacitance  
C<sub>L</sub> = C<sub>L1</sub> = C<sub>L2</sub> = ATTiny416 internal parasitic capacitance.  
C<sub>T</sub> = Total load capacitance (Set with value from selected crystal)

Simplified Equation 3–5:  
$$C_T = ((C_L + C_P + C_{EL})^2) / (2C_L + 2C_P + 2C_{EL})$$

Simplified Equation 3–5 solved for C<sub>P</sub>:  
$$C_P = 2C_T - C_L - C_{EL}$$

Values & Math:  
C<sub>EL</sub> = 5pF (Assumed)  
C<sub>L</sub> = 4.5pF (ATTiny416 Datasheet, Table 35–14)  
C<sub>T</sub> = 9pF (MU01499–32.768K Datasheet)

$$C_P = (2 * 9pF) - 4.5pF - 5pF$$
  
C<sub>P</sub> = 8.5pF

Selected 10, 20, and 15 pF capacitors for experimentation.

WARNING:  
This design should be tested to verify the external parasitic capacitance in the final configuration using procedures identified in AN2648.  
Multiple C<sub>P</sub> values should be tested to determine the actual C<sub>EL</sub> value.

Sheet: /ATTiny416/  
File: microcontroller.kicad\_sch


**Title: ATTiny416 Development Board**

Size: A4 Date: 2025–02–09

KiCad E.D.A. 8.0.7

Rev: 2

Id: 2/5



Sheet: /USB to UART Conversion/  
File: untitled.kicad\_sch

# **Title: ATTiny416 Development Board**

Size: A4


Date: 2025-02-09

Rev: 2


KiCad E.D.A. 8.0.7

Id: 3/5


## 30V Power Input



## Input Power Source Diode OR



## 3.3V Rail Generation



Required to generate a 3.3VDC power rail capable of delivering 150mA for the uC and other components.

3.3VDC power rail needs to be derived from:  
5VDC USB power  
30VDC External input power

The design requires the power sources to be ORed together so that either supply can power the system.  
The selected LDO can regulate with a minimum input voltage of 4.0VDC.  
The 30VDC supply can be ORed using a shotky diode as the forward voltage drop on the diode will be well above the min 4.0VDC input.

The USB specification provides a minimum voltage at the device of 4.35VDC.  
A shotky diode would create too high of a voltage drop and cannot be used for ORing.  
Instead, an Ideal Diode is created using a ORing controller and a P-Channel FET.

DMP6110SVT  $R_{DS\_ON} = 130 \text{ mOhms}$   
When drawing 150mA, the voltage drop will be  $V = IR = (.15)(.130) = .02 \text{ VDC}$ .  
Therefore, the LDO will receive  $\sim 4.33 \text{ VDC}$ , well above the 4.0VDC minimum.

Sheet: /Power/  
File: power.kicad\_sch

**Title: ATTiny416 Development Board**


Size: A4 Date: 2025-02-09

KiCad E.D.A. 8.0.7


Rev: 2

Id: 4/5

SPI Flash



Spare Pin Headers



Sheet: /Peripheral Hardware/  
File: Peripheral\_HW.kicad\_sch

Title: ATTiny416 Development Board

Size: A4	Date: 2025-02-09	Rev: 2
KiCad E.D.A. 8.0.7		Id: 5/5