

FDCE

Primitive: D Flip-Flop with Clock Enable and Asynchronous Clear



Introduction

This design element is a single D-type flip-flop with clock enable and asynchronous clear. When clock enable (CE) is High and asynchronous clear (CLR) is Low, the data on the data input (D) of this design element is transferred to the corresponding data output (Q) during the Low-to-High clock (C) transition. When CLR is High, it overrides all other inputs and resets the data output (Q) Low. When CE is Low, clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the STARTUP_E2 symbol.

Logic Table

Inputs	Outputs			
CLR	CE	D	С	Q
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	D	1	D

Design Entry Method

Instantiation	Yes	
Inference	Recommended	
CORE Generator™ and wizards	No	
Macro support	No	

Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	1, 0	0	Sets the initial value of Q output after configuration.



VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template

```
// FDCE: Single Data Rate D Flip-Flop with Asynchronous Clear and
//
        Clock Enable (posedge clk).
        7 Series
// Xilinx HDL Libraries Guide, version 2012.2
   .INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
) FDCE_inst (
              // 1-bit Data output
           // 1-bit Clock input
   .C(C),
              // 1-bit Clock enable input
   .CE(CE),
   .CLR(CLR), // 1-bit Asynchronous clear input
              // 1-bit Data input
   .D(D)
);
// End of FDCE_inst instantiation
```

For More Information

See the 7 series FPGA User Documentation (User Guides and Data Sheets).