OpenPOWER ISA Compliance Definition

Workgroup Specification

Version 2.0 (April 7, 2020)



www.openpowerfoundation.org

OpenPOWER ISA Compliance Definition:

Compliance Work Group <compliance-chair@openpowerfoundation.org>
OpenPower Foundation

Version 2.0 (April 7, 2020)

Copyright © 2017, 2018, 2019, 2020 OpenPOWER Foundation

All capitalized terms in the following text have the meanings assigned to them in the OpenPOWER Intellectual Property Rights Policy (the "OpenPOWER IPR Policy"). The full Policy may be found at the OpenPOWER website or are available upon request.

This document and translations of it may be copied and furnished to others, and derivative works that comment on or otherwise explain it or assist in its implementation may be prepared, copied, published, and distributed, in whole or in part, without restriction of any kind, provided that the above copyright notice and this section are included on all such copies and derivative works. However, this document itself may not be modified in any way, including by removing the copyright notice or references to OpenPOWER, except as needed for the purpose of developing any document or deliverable produced by an OpenPOWER Work Group (in which case the rules applicable to copyrights, as set forth in the OpenPOWER IPR Policy, must be followed) or as required to translate it into languages other than English.

The limited permissions granted above are perpetual and will not be revoked by OpenPOWER or its successors or assigns.

This document and the information contained herein is provided on an "AS IS" basis AND TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, THE OpenPOWER Foundation AS WELL AS THE AUTHORS AND DEVELOPERS OF THIS STANDARDS FINAL DELIVERABLE OR OTHER DOCUMENT HEREBY DISCLAIM ALL OTHER WARRANTIES AND CONDITIONS, EITHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES, DUTIES OR CONDITIONS OF MERCHANTABILITY, OF FITNESS FOR A PARTICULAR PURPOSE, OF ACCURACY OR COMPLETENESS OF RESPONSES, OF RESULTS, OF WORKMANLIKE EFFORT, OF LACK OF VIRUSES, OF LACK OF NEGLIGENCE OR NON-INFRINGEMENT.

OpenPOWER, the OpenPOWER logo, and openpowerfoundation.org are trademarks or registered trademarks of OpenPOWER Foundation, Inc., registered in many jurisdictions worldwide. Other company, product, and service names may be trademarks or service marks of others.

Abstract

The purpose of the POWER ISA - OpenPOWER Profile Compliance Test Harness and Test Suite (TH/TS) Specification, Revision 2.0 is to provide the test suite requirements to be able to demonstrate OpenPOW-ER ISA Profile, Revision 2.0 compliance for POWER9 systems. The input to this specification is the IBM POWER ISA Version 3.0 B. Implementation of all of the ISA is required. There are no optional sections.

This document is a Standard Track, Work Group Specification work product owned by the Compliance Workgroup and handled in compliance with the requirements outlined in the *OpenPOWER Foundation Work Group (WG) Process* document. It was created using the *Master Template Guide* version 1.0.0. Comments, questions, etc. can be submitted to the public mailing list for this document at <openpower-isa-thts@mailinglist.openpowerfoundation.org>.

Table of Contents

Preface	vi
1. Conventions	vi
2. Document change history	Vİİ
1. Introduction	
1.1. Conformance to this Specification	. 1
2. Power ISA - OpenPOWER Profile Test Harness and Test Suite	. 2
2.1. General guidelines	
2.2. Instruction-driven scenarios	. 3
2.3. Mechanism-driven scenarios	. 4
I. Scenarios for Compliance Testing - User Instruction Set (Book I) and Related Supervisor In-	
structions (Book III)	. 5
3. Branch Facility (Chapter I.2)	. 6
3.1. Branch Instructions	6
3.2. Condition Register Instructions	. 9
3.3. System Call Instructions	
3.4. Branch History Rolling Buffer Instructions	10
4. Fixed Point Facility (Chapter I.3)	
4.1. Fixed-Point Load and Store Instructions	
4.2. Fixed-Point Arithmetic Instructions	
4.3. Fixed-Point Compare Instructions	
4.4. Fixed-Point Trap Instructions	
4.5. Fixed-Point Select	21
4.6. Fixed-Point Logical Instructions	
4.7. Fixed-Point Rotate Instructions	
4.8. Fixed-Point Shift Instructions	
4.9. Binary Coded Decimal Assist Instructions	
4.10. Move To/From Vector-Scalar Register Instructions	
4.11. Move To/From System Register Instructions	
5. Floating Point Facility (Chapter I.4)	
5.1. Floating-Point Load Instructions	
5.2. Floating-Point Store Instructions	
5.3. Floating-Point Move Instructions	
5.4. Floating-Point Load and Store Double Pair Instructions	
5.5. Floating-Point Select Instruction	
5.6. Floating-Point Status and Control Register Instructions	
5.7. Floating-Point Arithmetic, Rounding, and Conversion Instructions	
5.8. Floating-Point Compare Instructions	
5.9. Floating-Point Exceptions	
5.10. Floating-Point Data	
6. Decimal Floating-Point (Chapter I.5)	
6.1. DFP Exceptions	
6.2. DFP Arithmetic, Quantum Adjustment and Conversion Instructions	
6.3. DFP Compare Instructions	
6.4. DFP Test Instructions	
6.5. DFP Format Instructions	
7. Vector Facility (Chapter I.6)	
7.1. Vector Storage Access Instructions	
7.2. Vector Permute and Formatting Instructions	
1.2. Votor i ciliate and i ciliating instituctions	J

7.0. Vester Interes Instructions	00
7.3. Vector Integer Instructions	
7.4. Vector Floating-Point Instruction Set	
7.5. Vector Exclusive-OR-based Instructions	
7.6. Vector Gather Instruction	
7.7. Vector Count Leading or Trailing Zeros and Vector Extract Element Instructions	
7.8. Vector Population Count Instructions	
7.9. Vector Bit Permute Instructions	99
7.10. Decimal Integer Instructions	
7.11. Vector Status and Control Register Instructions	102
8. Vector-Scalar Floating-Point Operations (Chapter I.7)	103
8.1. VSX Instruction Set	103
8.2. VSX Floating-Point Exceptions	114
II. Scenarios for Compliance Testing - Virtual Environment (Book II) and Related Supervisor In-	
structions (Book III)	167
9. Storage Model (Chapter II.1)	
9.1. Single-Copy Atomicity (Section II.1.4)	
9.2. Cache Model and Cache Management Instructions (Section II.1.5)	
9.3. Storage Control Attributes (Section II.1.6)	
9.4. Shared Storage (Section II.1.7)	
9.5. Instruction Storage (Section II.1.9)	
J · · · · · · · · · · · · · · · · · · ·	
10. Management of Shared Resources (Chapter II.3)	
10.1. Program Priority Registers (Section II.3.1)	
11. Storage Control Instructions (Chapter II.4)	
11.1. Cache Management Instructions (Section II.4.3)	
11.2. Atomic Memory Operations (Section II.4.5)	
11.3. Synchronization and Memory Barrier Instructions (Section II.4.6)	177
12. Transactional Memory Facility (Chapter II.5)	
13. Time Base (Chapter II.6)	
14. Event-Based Branch Facility (Chapter II.7)	
III. Scenarios for Compliance Testing - Operating Environment (Book III)	
15. Logical Partitioning (LPAR) and Thread Control (Chapter III.2)	
15.1. Processor Compatibility Register (PCR)	193
16. Branch Facility (Chapter III.3)	
16.1. Machine State Register (MSR)	195
16.2. Transaction state transitions	196
16.3. System linkage instructions	198
16.4. Power-Saving Mode Instruction	
17. Fixed-Point Facility (Chapter III.4)	
17.1. Fixed-Point Facility Registers	
17.2. Fixed-Point Load and Store Caching Inhibited Instructions	
17.3. OR Instruction	
17.4. Transactional Memory Instructions	
17.5. Move To/From System Register Instructions	
18. Storage Control (Chapter III.5)	
18.1. Hypervisor Real and Virtual Real Addressing Modes	
18.2. Radix Tree Translation	
18.3. Virtual Address Generation	
18.4. Virtual to Real Translation	
18.5. Reference and Change Recording	
18.6. Storage Protection	
18.7. Storage Control Instructions	235

244
247
247
249
304
308
308
309
311
311
313
314
317
317
317
318

Preface

1. Conventions

The OpenPOWER Foundation documentation uses several typesetting conventions.

Notices

Notices take these forms:



Note

A handy tip or reminder.



Important

Something you must be aware of before proceeding.



Warning

Critical information about the risk of data loss or security issues.

Changes

At certain points in the document lifecycle, knowing what changed in a document is important. In these situations, the following conventions will used.

- New text will appear like this. Text marked in this way is completely new.
- Deleted text will appear like this. Text marked in this way was removed from the previous version and will not appear in the final, published document.
- Changed text will appear like this. Text marked in this way appeared in previous versions but has been modified.

Command prompts

In general, examples use commands from the Linux operating system. Many of these are also common with Mac OS, but may differ greatly from the Windows operating system equivalents.

For the Linux-based commands referenced, the following conventions will be followed:

\$ prompt Any user, including the root user, can run commands that are

prefixed with the \$ prompt.

prompt The root user must run commands that are prefixed with the

prompt. You can also prefix these commands with the **sudo**

command, if available, to run them.

Document links

Document links frequently appear throughout the documents. Generally, these links include a text for the link, followed by a page number in parenthesis. For example, this link, Preface [vi], references the Preface chapter on page vi.

2. Document change history

This version of the guide replaces and obsoletes all earlier versions.

The following table describes the most recent changes:

Revision Date	Summary of Changes		
April 7, 2020	Version 2.0 - PRD : OpenPOWER ISA Compliance Definition - Approved Specification		
November 6, 2019	 Version 2.0 - PRD : OpenPOWER ISA Compliance Definition - Workgroup Approved Public Revied Draft 		
October 29, 2019	Version 2.0 - pre 11 : Updates for changes identified at the October 29, 2019, Compliance Work Group meeting		
October 24, 2019	Version 2.0 - pre 10 : Updates for changes identified from peer review (updates to section 18.2. Radix Tree Translation)		
October 17, 2019	Version 2.0 - pre 9 : Updates for changes identified from peer review (change doubleword[0], doubleword[2], and doubleword[3] to be word[0], word[2], word[3] respectively for I-7.4.1.VE0.37 xscvqpswz test results and for I-7.4.1.VE0.39 xscvqpuwz test results)		
October 11, 2019	 Version 2.0 - pre 8: Updates for changes identified at the October 2, 2019, Compliance Work Group meeting and minor changes in part 1 		
September 6, 2019	 Version 2.0 - pre 7: Updates for changes identified at the September 3, 2019, Compliance Work Group meeting, fixes to sections 19.2.19.1 and 19.2.19.2, and changes to 19.2.20 through the end of the document for POWER9 systems (ISA 3.0B) 		
August 30, 2019	 Version 2.0 - pre 6: Fixes to sections 9.4.2, 12, and 19.2.5.1 through 19.2.19.2 		
August 26, 2019	Version 2.0 - pre 5 : Updated for POWER9 systems (ISA 3.0B) through end of Part III Section 19.2.19.2		
July 26, 2019	Version 2.0 - pre 4 : Updated for POWER9 systems (ISA 3.0B) through end of Part III Section 18 and for changes from July 11, 2019 Compliance Work Group meeting		
June 27, 2019	Version 2.0 - pre 3 : Updated for POWER9 systems (ISA 3.0B) through end of Part III 18.6 Storage Protection section		
May 28, 2019	Version 2.0 - pre 2 : Updated for POWER9 systems (ISA 3.0B) through end of Part II and for changes identified at the May 23, 2019 Compliance Work Group meeting		
May 13, 2019	Version 2.0 - pre 1 : Updated for POWER9 systems (ISA 3.0B) through end of Part I		

1. Introduction

The purpose of the Power ISA - OpenPOWER Profile Compliance Test Harness and Test Suite (TH/TS) Specification, Version 2.0 is to provide the test suite requirements to be able to demonstrate OpenPOWER ISA Profile compliance for POWER9 systems. It contains the following:

- Section describing the test harness needed to execute the test suite
- Section describing the tests required to be in the test suite
- Section describing the successful execution of the test suite, including what it means for an optional feature to fail

The input to this specification is the following:

- 1. IBM Power ISA™ Version 3.0 B
- 2. OpenPOWER Specification: Power Instruction Set Architecture (ISA) OpenPOWER Profile, Revision 2.0 which requires all of the IBM Power ISA Version 3.0B to be implemented.



Note

Power ISA Version 3.0 B chose a single Book III and a set of widely used categories to become part of the base architecture for all forward-looking Power implementations. All other optional architecture categories have been eliminated to ensure increased application portability between Power processors.

The testing of a processor implementation's compliance against the *Power ISA - OpenPOWER*Profile is to ensure that software shown to execute properly on one compliant processor implementation will execute properly on a different also compliant processor implementation.

The testing is not intended to show that the processor implementation under test is robust under all possible operating conditions, inputs, or event time interactions. It is intended to show that the processor implementation under test implemented the ISA as specified and the specification was interpreted by the processor developers as intended by the specification authors.

1.1. Conformance to this Specification

The following lists a set of numbered conformance clauses to which any implementation of this specification must adhere in order to claim conformance to this specification (or any optional portion thereof):

- 1. The required tests in the Power ISA OpenPOWER Profile Test Suite Required Tests Section must be successfully executed.
- 2. For optional facilities that are implemented, the optional tests in the Power ISA OpenPOWER Profile Test Suite Optional Tests Section must be successfully executed.



Note

There are no optional sections.

2. Power ISA - OpenPOWER Profile Test Harness and Test Suite

The goals and methodology of architectural compliance testing are fundamentally different from those of design verification. Architectural compliance testing checks that the architecture specification has been correctly interpreted in the design. It does not check that the implementation works correctly in every possible case, and does not intend to find bugs related to a specific implementation. Compliance testing focuses on behaviors defined in the architecture specification, and on potential misinterpretations of these definitions. Therefore, the methodology for compliance testing is based on directed tests, each checking a specific architecture behavior. The tests are intended to demonstrate correct interpretation of the behavior, and to expose incorrect interpretations. In contrast to design verification, these tests are not randomized and are not executed multiple times (except for timing randomization in the case of multiprocessing tests). Compliance testing is not based on high coverage of a random space, but on systematic testing of predefined behaviors.

The methodology for architectural compliance testing described in this document is based on *scenarios*. Each scenario describes a set of tests that should be performed, and successful execution of all of these tests is necessary for complete compliance testing. There are two general categories of scenarios: *instruction-driven scenarios* and *mechanism-driven scenarios*.

Instruction-driven scenarios are based on definitions of instruction behavior in the architecture specification. Each scenario deals with an aspect of the instruction behavior, such as setting a specific register field. For each instruction, executing all of its related scenarios is necessary for fully testing the interpretation of the instruction description.

Mechanism-driven scenarios are based on definitions of mechanisms in the architecture specification, which may involve interactions between several instructions or architectural resources. Each scenario describes a different sequence of events related to the mechanism, and executing all of the related scenarios is necessary for complete checking of the mechanism interpretation.

Checking a particular feature may require several types of scenarios. *Straightforward* scenarios check that the required action is indeed taken. *No change* scenarios check that unnecessary actions are not taken. *Misconception* scenarios are aimed at exposing potential misconceptions, such as confusion between similar instructions. In a few cases, *boundary* scenarios check values that are near a threshold, where a boundary between different behaviors should be maintained.

The structure of this document follows the structure of the architecture specification document. Part I, "Scenarios for Compliance Testing - User Instruction Set (Book I) and Related Supervisor Instructions (Book III)" [5] is devoted to architecture Book I, and mainly includes instruction-driven scenarios. Part II, "Scenarios for Compliance Testing - Virtual Environment (Book II) and Related Supervisor Instructions (Book III)" [167] and Part III, "Scenarios for Compliance Testing - Operating Environment (Book III)" [192] are devoted to Books II and III, respectively, and mainly include mechanism-driven scenarios. Within each section of this document, subsections correspond to chapters in the architecture books.

Generally, this document uses the notation and terminology of the architecture specification. Any terms used in scenario descriptions are either defined in the notes preceding the scenario, or can be found in the relevant section in the architecture specification. Instruction-driven scenarios use symbols and expressions taken from the RTL descriptions of the relevant instructions.



Note

This compliance document is based on POWER9 systems and the Instruction Set Architecture 3.0 B.

2.1. General guidelines

- Redundant tests: tests for checking different instructions and mechanisms are described separately, for clarity. However, it is possible to use the same test for checking several scenarios, if it conforms with their descriptions.
- <u>Longer tests:</u> tests are described as executing a single scenario (a single instruction or specified sequence of instructions). It is possible to create longer tests, executing several scenarios in sequence, provided that the **Observability preconditions** and **Compliance conditions** hold for each scenario in the sequence.
- Observability preconditions: these are necessary preconditions in order to ensure that incorrect behavior will be observed, if it occurs during test execution. In some scenarios (mainly mechanism-driven scenarios), Observability preconditions are explicitly defined. In most scenarios, Observability preconditions are not explicitly defined, and should be added in a standard way to every test: for every requirement that appears in the Expected results, there should be a corresponding precondition for the same resource, with an initial value that differs from the expected value. For example, if the Expected results require that FR=1, the corresponding observability precondition is that FR=0.
- <u>Multiple conditions</u>: the **Compliance conditions**, **Observability conditions**, or **Expected results** of a scenario may include more than one condition. In this case, the meaning is the conjunction (AND) of all conditions.

2.2. Instruction-driven scenarios

Instruction-driven scenarios define tests that execute a single instruction.

Each scenario description includes:

- Instructions tested
- Compliance conditions
- Observability preconditions(explicit or implicit)
- Expected results

The scenario defines a set of tests. For each instruction in the **Instructions tested** list, the following test should be performed:

- Set initial values according to the **Observability preconditions**
- Execute the instruction, with operands and settings that cause the **Compliance conditions** to
- Check that the Expected results occur after executing the instruction

In some scenarios, the **Instructions Tested** are specified as Representative of... < a set of instructions>. In this case, the scenario can be executed for a single representative instruction, selected randomly from the given set

2.3. Mechanism-driven scenarios

Mechanism-driven scenarios require execution of a sequence of one or more instructions.

Each scenario description includes:

- Instruction sequence
- Compliance conditions
- Observability preconditions(explicit or implicit)
- Expected results

In multiprocessing scenarios, the **Instruction sequence** may define sequences for several processes. No order is implied between instructions of different processes.

The scenario defines a single test, to be performed for representative instructions selected from the relevant group of tested instructions, as follows:

- Set initial values according to the **Observability preconditions**
- Execute the **Instruction sequence**, with operands and settings that cause the **Compliance conditions** to occur
- Check that the **Expected results** occur after executing the instruction sequence

For multiprocessing scenarios, each test should be executed multiple times, with random timing, so that instruction interleavings between the different processes have been covered.

Part I. Scenarios for Compliance Testing - User Instruction Set (Book I) and Related Supervisor Instructions (Book III)

This Part describes the scenarios required for compliance testing the User Instruction Set (Book I) and related Supervisor Instructions (Book III). The methodology and guidelines specified in Chapter 2, "Power ISA - OpenPOWER Profile Test Harness and Test Suite" [2] apply to all of the scenarios in this Part.

3. Branch Facility (Chapter I.2)

Table of Contents

3.1.	Branch Instructions	6
3.2.	Condition Register Instructions	ć
	System Call Instructions	
	Branch History Rolling Buffer Instructions	

3.1. Branch Instructions

Architecture sections:

I-2.4 Branch Instructions

Scenario groups:

- Condition calculation
- Setting the Link Register (LR)
- Target address computing
- CTR setting and BO₂ value

3.1.1. Condition Calculation

Branch conditional and branch conditional to LR/TAR instructions: bc bca bcl bcla bclr bclrl bctar bctarl

Branch conditional to CTR instructions: bcctr bcctrl

Branch unconditional instructions: b ba bl bla

Guideline:

In the following test, each instruction should be tested in both 32-bit and 64-bit computation modes taking into account the tested bits of the Count Register (CTR) in each mode.

Notation:

In the table, M=0 in 64-bit mode and M=32 in 32-bit mode

Instructions tested	Compliance conditions	Observability preconditions	Expected result	
I-2.4.Cond.1 The BO field and a	tested bit in the Condition Registe	er (CR) resolves the branch TAKE	EN case	
Branch conditional to CTR instructions	(BO) ₀ = 1 OR (CR) _{(BI)+32} = (BO) ₁ (BO) ₂ \neq 0		Branch is Taken	
I-2.4.Cond.2 The BO field and a	I-2.4.Cond.2 The BO field and a tested bit in the Condition Register (CR) resolves the branch NOT-TAKEN case			
Branch conditional to CTR instructions	$(BO)_0 \neq 1 \text{ AND } (CR)_{(BI)+32} \neq (BO)_1$ $(BO)_2 \neq 0$		Branch is Not-Taken	
I-2.4.Cond.3 The BO field , a tested bit in the Condition Register (CR) and the decremented value of the Count Register (CTR) are used to resolve the branch TAKEN case				

Instructions tested	Compliance conditions	Observability preconditions	Expected result	
Branch conditional to LK/TAR instructions	[(BO) ₀ = 1 OR (CR) _{(BI)+32} = (BO) ₁]		Branch is Taken	
	[(BO) ₂ = 1 OR ((CTR) _{M:63} \neq 0 \bigoplus (BO) ₃)]			
	I-2.4.Cond.4 The BO field, a tested bit in the Condition Register (CR) and the decremented value of the Count Register (CTR) are used to resolve the branch NOT-TAKEN case			
Branch conditional to LK/TAR instructions	[(BO) ₀ ≠ 1 AND (CR) _{(BI)+32} ≠ (BO) ₁]		Branch is Not- Taken	
	OR			
	[(BO) ₂ \neq 1 AND (((CTR) _{M:63} = 0) \bigoplus (BO) ₃)]			
I-2.4.Cond.5 Branch is always taken with unconditional instructions				
Branch unconditional instructions			Branch is Taken	



Note

See Section 17.5, "Move To/From System Register Instructions" [204] for setting the TAR and LR using the Move To System Register instructions.

3.1.2. Setting the Link Register (LR)

Branch setting the LR instructions: bl bla bcl bcla bclrl bcctrl bctarl

Branch not-setting the LR instructions: b ba bc bca bclr bcctr bctar

Notation:

CIA current instruction address

Instructions tested	Compliance conditions	Observability preconditions	Expected result
I-2.4.LR.1 The LR holds the return address after Branch instructions for the relevant instructions			
Branch setting the LR instructions	LK = 1	(LR) != CIA + 4	(LR) = CIA + 4
I-2.4.LR.2 Non setting the LR instructions doesnt set the LR			
Branch not-setting the LR instructions	LK = 0		LR is unchanged

3.1.3. Target address computing

Notation:

NIA next instruction address

Instructions tested	Compliance conditions	Observability preconditions	Expected result
I-2.4.NIA.1 Adding a displacement to the address of the unconditional Branch instruction in 64-bit mode			
b bl			NIA = CIA + sign_extension(LI 0b00)
I-2.4.NIA.2 Adding a displacement to the address of the unconditional Branch instruction in 32-bit mode			
b bl	32-bit computation mode		NIA _{0:31} = CIA + sign_extension(LI 0b00)

Instructions tested	Compliance conditions	Observability preconditions	Expected result
	AA = 0		$NIA_{32:63} = {}^{32}0$
I-2.4.NIA.3 Specifying the absolu	Lute address (AA) of the uncondition	onal branch instruction in 64-bit m	node
ba bla	64-bit computation mode		NIA = sign_extension(LI
	AA = 1		0b00)
I-2.4.NIA.4 Specifying the absolu	ute address (AA) of the uncondition	onal branch instruction in 32-bit m	node
ba bla	32-bit computation mode		NIA _{0:31} = sign_extension(LI
	AA = 1		0b00)
	\tag{-1}		$NIA_{32:63} = {}^{32}0$
I-2.4.NIA.5 Adding a displacement	ent to the address of the condition	al branch instruction when brancl	n is taken in 64-bit mode
bc bcl	64-bit computation mode		NIA = CIA + sign_extension(BD
	AA = 0		0b00)
I-2.4.NIA.6 Adding a displacement	ent to the address of the condition	al branch instruction when brancl	n is taken in 32-bit mode
bc bcl	32-bit computation mode		NIA _{0:31} = CIA +
	AA = 0		sign_extension(BD 0b00)
			$NIA_{32:63} = {}^{32}0$
I-2.4.NIA.7 Specifying the absolu	ute address (AA) of the conditiona	al branch instruction when branch	is taken in 64-bit mode
bca bcla	64-bit computation mode		NIA = sign_extension(BD 0b00)
	AA = 1		0000)
I-2.4.NIA.8 Specifying the absolu	ute address (AA) of the conditiona	al branch instruction when branch	is taken in 32-bit mode
bca bcla	32-bit computation mode		NIA _{0:31} = sign_extension(BD
	AA = 1		0b00)
			$NIA_{32:63} = {}^{32}0$
	ontained in the Link Register wher	n the branch is taken in 64-bit mo	1
bclr bclrl	64-bit computation mode		NIA = LR _{0:61} 0b00
-	contained in the Link Register who	en the branch is taken in 32-bit m	
bclr bclrl	32-bit computation mode		NIA = LR _{0:31} ³² 0
	contained in the Count Register w	nen the branch is taken in 64-bit	1
bcctr bcctrl	64-bit computation mode	shop the branch is taken in 22 hit	NIA = CTR _{0:61} 0b00
bcctr bcctrl	contained in the Count Register was 32-bit computation mode	men the branch is taken i n 32-bit	NIA = $CTR_{0:31} ^{32}0$
	contained in the Target Address R	Pegister when the branch is taken	
bctar bctarl	64-bit computation mode	legister when the branch is taken	NIA = TAR _{0:61} 0b00
	contained in the Target Address R	l Register when the branch is take n	****
bctar bctarl	32-bit computation mode	Section Whom the branch to taken	$ NIA = TAR_{0:31} ^{32}0$
	address of conditional branch in	I structions when the branch is not	
bc bcl bca bcla bclr bclrl bcctr bcctrl bctar bctarl			NIA = CIA + 4

3.1.4. CTR setting and BO₂ value

Branch conditional instructions:

<u>Branch conditional and branch conditional to LR/TAR instructions:</u> be bea bel bela belr belrl betar betarl

Branch conditional to CTR instructions: bcctr bcctrl

Instructions tested	Compliance conditions	Observability preconditions	Expected result	
I-2.4.BO2.1 The Count Register tions	I-2.4.BO2.1 The Count Register is decremented by one when the BO bit 2 equals zero in branch conditional not to CTR instructions			
Branch conditional and branch conditional to LR/TAR instructions	BO ₂ = 0		CTR = CTR - 1	
I-2.4.BO2.2 If the BO bit-2 equal	I-2.4.BO2.2 If the BO bit-2 equals zero in branch conditional to CTR instructions then the instruction is invalid			
Branch conditional to CTR instructions	BO ₂ = 0		Instruction form is invalid	
I-2.4.BO2.3 BO bit 2 equals 1 doesnt change the CTR or affect the form validity				
Branch conditional instructions	BO ₂ = 1		Instruction form valid and CTR unchanged	

3.2. Condition Register Instructions

Architecture sections:

I-2.5 Condition Register Instructions

Scenario groups:

- · Setting a specified bit in the CR
- Moving a CR field

3.2.1. Setting a specified bit in the CR

Condition Register Logical Instruction: crand crnand cror crxor crnor cregy crandc crorc

Instructions tested	Compliance conditions	Observability preconditions	Expected result
I-2.5.1.CRBT.1 Setting the bit in the CR specified by BT+32 according to the instructions logical operation between the bits in the CR specified by BA+32 and BB+32			
Condition Register Logical Instruction			CR_{BT+32} = result of the instructions logical operation applied to CR_{BA+32} and CR_{BB+32}

3.2.2. Moving a CR field

Instructions tested	Compliance conditions	Observability preconditions	Expected result
I-2.5.2.CRBF.1 Copying the contents of CR field BFA to the CR field BF			
mcrf		CR _{4BF+32:4BF+35} != CR _{4BFA+32:}	CR _{4BF+32:4BF+35} = CR _{4BFA+32:}
		4BFA+35	4BFA+35

3.3. System Call Instructions

Architecture sections:

- I-2.6 System Call Instructions
- III-3.3 Branch Facility Instructions

Scenario groups:

Fetching the next instruction

- Setting SRR0
- Setting SRR1

3.3.1. Fetching the next instruction

Instructions tested	Compliance conditions	Observability preconditions	Expected result
I-2.6.NIA.1 The interrupt causes the next instruction to be fetched from the right effective address			
SC SCV			NIA = 0X0000_0000_0000_0C00

3.3.2. Setting SRR0

Instructions tested	Compliance conditions	Observability preconditions	Expected result
I-2.6.SRR0.1 Setting the value of SRR0 correctly to the next instruction to be executed when the co		ontrol returns to the program	
SC SCV		SRR0 != CIA+4	SRR0 = CIA+4

3.3.3. Setting SRR1

Instructions tested	Compliance conditions	Observability preconditions	Expected result
I-2.6.SRR1.1 Setting the SRR1 according to the MSR			
sc scv		SRR1 _{33:36 42:47} != 0	SRR1 _{33:36 42:47} = 0
		SRR1 _{0:32 37:41 48:63} != MSR _{0:32}	SRR1 _{0:32 37:41 48:63} = MSR _{0:32}
		37:41 48:63	37:41 48:63

3.4. Branch History Rolling Buffer Instructions

Architecture sections:

• I-8.2 Branch History Rolling Buffer Instructions

Scenario groups:

- Clearing the BHRB
- Moving a BHRBE

3.4.1. Clearing the BHRB

Notation:

The number of BHRB entries are implementation-dependent and can be from 0 through 1023

Instructions tested	Compliance conditions	Observability preconditions	Expected result
I-8.2.CLR.1 Clearing the BHRB	entries		
clrbhrb			All BHRB entries are set to 0

3.4.2. Moving a BHRBE

Instructions tested	Compliance conditions	Observability preconditions	Expected result
I-8.2.MV.1 If it is in the range imp	olemented; Moving the contents of	of the designated BHRB entry into	the RT

Instructions tested	Compliance conditions	Observability preconditions	Expected result
mfbhrbe	The BHRB entry is in the range implemented	RT != (BHRBE)	RT = (BHRBE)
I-8.2.MV.2 If the designated entry is not in the range implemented, then set RT to zero			
mfbhrbe	The BHRBE is not in the implemented range	RT!= ⁶⁴ 0	$RT = ^{64}0$

4. Fixed Point Facility (Chapter I.3)

Table of Contents

4.1.	xed-Point Load and Store Instructions	12
4.2.	xed-Point Arithmetic Instructions	16
4.3.	xed-Point Compare Instructions	19
4.4.	xed-Point Trap Instructions	20
4.5.	xed-Point Select	21
4.6.	xed-Point Logical Instructions	21
4.7.	xed-Point Rotate Instructions	22
4.8.	xed-Point Shift Instructions	23
4.9.	nary Coded Decimal Assist Instructions	25
4.10	Move To/From Vector-Scalar Register Instructions	26
4.11	Nove To/From System Register Instructions	27

General guidelines

Each scenario in this section should be run in both computation modes: 32-bit and 64-bit.

4.1. Fixed-Point Load and Store Instructions

Architecture sections:

- I-3.3.1 Fixed-Point Storage Access Instructions
- I-3.3.2 Fixed-Point Load Instructions
- I-3.3.3 Fixed-Point Store Instructions
- I-3.3.4 Fixed-Point Load and Store Quadword Instructions
- I-3.3.5 Fixed-Point Load and Store with Byte Reversal Instructions
- I-3.3.6 Fixed-Point Load and Store Multiple Instructions
- I-3.3.7 Fixed-Point Move Assist Instructions [Phased Out]

Scenario groups:

- Correct loading data into the target register
- Validity of Load Instructions
- Validity of Load Move Assist Instructions
- Undefined Load Move Assist Instructions
- Validity of Store Instructions
- Correct Stored data in storage addressed by EA
- Storage Access Exceptions

Guideline: each scenario in this section should be tested in both Big-Endian and Little-Endian mode, with the exception of testing the *Fixed-Point Load and Store Multiple Instructions* and *Fixed-Point Move Assist Instructions*. These instructions can be tested only in Big Endian mode, otherwise a system alignment error handler is invoked.

4.1.1. Correct loading of data into the target register

Architecture sections:

- I-3.3.2 Fixed-Point Load Instructions
- I-3.3.5 Fixed-Point Load and Store with Byte Reversal Instructions
- I-3.3.4 Fixed-Point Load and Store Quadword Instructions

<u>Fixed-Point load instructions:</u> Ibz Ibzx Ibzu Ibzux Ihz Ihzx Ihzu Ihzux Ihbrx Iwz Iwzx Iwzu Iwzux Iwbrx Iha Ihax Ihau Ihaux Iwa Iwax Iwaux Id Idx Idu Idux Idbrx Ig

<u>Note:</u> the following scenarios can be tested with valid instructions forms only. (for more information, see 3.1.2.1.2)

Instructions tested	Compliance conditions	Expected result
I-3.3.2.RT.1 Setting the target register correctly with the loaded storage addressed by the effective address		
Fixed-Point load instructions		Correct data is loaded into the target register

4.1.2. Validity of Load Instructions

Architecture sections:

- I-3.3.2 Fixed-Point Load Instructions
- I-3.3.5 Fixed-Point Load and Store with Byte Reversal Instructions
- I-3.3.4 Fixed-Point Load and Store Quadword Instructions
- I-3.3.6 Fixed-Point Load and Store Multiple Instructions

Load Update instructions:

32-bit instructions: Ibzu Ibzux Ihzu Ihzux Ihau Ihaux Iwzu Iwzux

64-bit instructions: Iwaux, Idu, Idux

Load Non-update instructions:

32-bit instructions: Ibz Ibzx Ihz Ihzx Iha Ihax Iwz Iwzx Ihbrx Iwbrx

64-bit instructions: Iwa Iwax Idbrx Id Idx

Instructions tested	Compliance conditions	Expected result	
I-3.3.2.Valid.1 Determine the validity when	-3.3.2.Valid.1 Determine the validity when RA = 0 and it is in the range of registers to be loaded		
lmw	RA = 0 and RA = RT	Invalid instruction form	
I-3.3.2.Valid.2 Determine the validity when	RA = 0 and it is not in the range of registers	to be loaded	
lmw	RA = 0 and RA < RT	Valid instruction form	
I-3.3.2.Valid.3 Determine the validity when	I-3.3.2.Valid.3 Determine the validity when RA != 0 but it is in the range of registers to be loaded		
lmw	RA != 0 and RA >= RT	Invalid instruction form	
I-3.3.2.Valid.4 Determine the validity when RA != 0 and it is not in the range of registers to be loaded			
lmw	1 <= RA <= 30	Valid instruction form	
	RA < RT		

Instructions tested	Compliance conditions	Expected result	
I-3.3.2.Valid.5 Determine the validity of <i>Load Non-update instructions</i>			
Load Non-update instructions		Valid instruction form	
I-3.3.2.Valid.6 Determine the validity of <i>Loa</i>	ad Update instructions when RA = 0		
Load Update instructions	RA = 0	Invalid instruction form	
I-3.3.2.Valid.7 Determine the validity of Loa	ad Update instructions when RA != 0 but RA	= RT	
Load Update instructions	RA != 0	Invalid instruction form	
	RA = RT		
I-3.3.2.Valid.8 Determine the validity of Loa	ad Update instructions when RA!= 0 and RA	!= RT	
Load Update instructions	RA !=0	Valid instruction form	
	RA != RT		
	0 ≤ RT ≤ 31		
I-3.3.2.Valid.9 Determine the validity of load quadword instruction when RA = RTp or the RTp is odd			
Iq	RA = RTp	Invalid instruction form	
	Or		
	RTp is odd		
I-3.3.2.Valid.10 Determine the validity of load quadword instruction when RA != RTp and the RTp is even			
Iq	RA != RTp	Valid instruction form	
	RTp is even		

4.1.3. Validity of Load Move Assist Instructions

Architecture sections:

• I-3.3.7 Fixed-Point Move Assist Instructions [Phased Out]

Instructions tested	Compliance conditions	Expected result		
-3.3.7.Valid.1 Determine the validity when RA = 0 and it is in the range of registers to be loaded				
Iswi Iswx	RA = 0	Invalid instruction form		
	RA = RT			
I-3.3.7.Valid.2 Determine the validity when	RA = 0 and it is not in the range of registers	to be loaded		
Iswi	RA = 0	Valid instruction form		
	RA < RT			
I-3.3.7.Valid.3 Determine the validity when	RA!= 0 but it is in the range of registers to b	pe loaded		
Iswi	RA != 0	Invalid instruction form		
	RA ≥ RT			
I-3.3.7.Valid.4 Determine the validity when RA != 0 and it is not in the range of registers to be loaded				
Iswi	1 =< RA <= 30	Valid instruction form		
	RA < RT			
I-3.3.7.Valid.5 Determine the validity when	I-3.3.7.Valid.5 Determine the validity when RA is not in the range of registers to be loaded but RB equals to RT			
Iswx	RA < RT	Invalid instruction form		
	RB = RT			
I-3.3.7.Valid.6 Determine the validity when	I-3.3.7.Valid.6 Determine the validity when RA and RB are not in the range of registers to be loaded			
Iswx	RA < RT	Valid instruction form		

Instructions tested	Compliance conditions	Expected result
	RB < RT	
-3.3.7.Valid.7 Determine the validity when RA is not in the range of registers to be loaded but RB is in the range		
Iswx	RA < RT	Invalid instruction form
	RB > RT	
	RB <= RT+n	
	(n number of bytes to be loaded)	
I-3.3.7.Valid.8 Determine the validity when	RA = 0 and RB is not in the range of registe	rs to be loaded
Iswx	RA = 0	Valid instruction form
	RA < RT	
	RB > RT+n	
	(n number of bytes to be loaded)	
I-3.3.7.Valid.9 Determine the validity when	RA is in the range of registers to be loaded	
Iswx	RA > RT (RA !=0)	Invalid instruction form
	RA <= RT + n	
I-3.3.7.Valid.10 Determine the validity when	n RA and RB are not in the range of register	s to be loaded
Iswx	RA > RT (RA !=0)	Valid instruction form
	RA+RB > RT + n	
I-3.3.7.Valid.11 Determine the validity when RB is in the range of registers to be loaded		
Iswx	RA > RT (RA !=0)	Invalid instruction form
	RA > RT + n	
	RB <= RT + n	

4.1.4. Undefined Load Move Assist Instructions

Architecture sections:

I-3.3.7 Fixed-Point Move Assist Instructions [Phased Out]

Instructions tested	Compliance conditions	Expected result
I-3.3.7.define.1 The contents of register RT	are undefined when the XER _{57:63} are zeros	s, no indication of the number of bits to load
Iswx	XER _{57:63} = 0	undefined
I-3.3.7.define.2 The contents of register RT are defined when the XER _{57:63} != 0		
Iswx	XER _{57:63} != 0	defined

4.1.5. Validity of Store Instructions

Architecture sections:

- I-3.3.3 Fixed-Point Store Instructions
- I-3.3.4 Fixed-Point Load and Store Quadword Instructions
- I-3.3.5 Fixed-Point Load and Store with Byte Reversal Instructions
- I-3.3.6 Fixed-Point Load and Store Multiple Instructions
- I-3.3.7 Fixed-Point Move Assist Instructions [Phased Out]

Store Update instructions:

32-bit instructions: stbu, stbux, sthu, sthux, stwu, stwux

64-bit instructions: stdu, stdux

Store Non-update instructions:

32-bit instructions: stb , stbx , sth , sthx , stw , stwx, sthbrx , stwbrx , stmw , stswi , stswx

64-bit instructions: std , stdx , stdbrx

Instructions tested	Compliance conditions	Expected result
I-3.3.3.Valid.1 Determine the validity of <i>Store Non-update instructions</i>		
Store Non-update instructions		Valid instruction form
I-3.3.3.Valid.2 Determine the validity when	RA = 0 of Store Update instructions	
Store Update instructions	RA = 0	Invalid instruction form
I-3.3.3.Valid.3 Determine the validity when RA != 0 of Store Update instructions		
Store Update instructions	RA != 0	Valid instruction form
I-3.3.3.Valid.4 Determine the validity for store quadword instruction when the RSp is odd		
stq	RSp is odd	Invalid instruction form
I-3.3.3.Valid.5 Determine the validity for store quadword instruction when the RSp is even		
stq	RSp is even	Valid instruction form

4.1.6. Correct Stored data in storage addressed by EA

Architecture sections:

- I-3.3.3 Fixed-Point Store Instructions
- I-3.3.4 Fixed-Point Load and Store Quadword Instructions
- I-3.3.5 Fixed-Point Load and Store with Byte Reversal Instructions

<u>Fixed-Point Store Instructions:</u> stb stbx stbu stbux sth sthx sthu sthux stw stwx stwu stwux std stdx stdu stdux stq sthbrx stwbrx stdbrx

Instructions tested	Compliance conditions	Expected result
I-3.3.3.Store.1 Storing the data correctly in the storage memory addressed by the effective address		
Fixed-Point Store Instructions		Storing the data correctly in the memory storage addressed by the effective address

4.1.7. Storage Access Exceptions

Instructions tested	Compliance conditions	Expected result
I-3.3.3.StorageEx.1 A system data storage storage	error handler will be invoked when an instru	ction attempts to access unavailable
Fixed-Point load instructions	' 9	system data storage
Fixed-Point Store Instructions	target storage (Store only) or the program attempts to access storage that is unavailable.	error handler is invoked

4.2. Fixed-Point Arithmetic Instructions

Architecture sections:

- I-3.3.8 Other Fixed-Point Instructions
- I-3.3.9 Fixed-point Arithmetic Instructions

Scenario groups:

- Setting CA (carry) and CA32 (32-bit carry)
- Setting CR0
- Setting OV (overflow) and OV32 (32-bit overflow)
- Setting SO (summary overflow)
- · Arithmetic computation

4.2.1. Setting CA (carry) and CA32 (32-bit carry)

<u>Carrying instructions:</u> addic addic. subfic addc[o][.] subfc[o][.] subfc[o][.] subfe[o][.] subfme[o][.] subfze[o][.]

Non-carrying instructions: addi addis addpcis add[o][.] subf[o][.] addex neg[o][.] mulli mulhw[.] mullw[o][.] mulhwu[.] divwu[o][.] divwe[o][.] divweu[o][.] modsw moduw darn mulld[o][.] mulhd[.] mulhdu[.] maddhd maddhdu maddld divd[o][.] divdu[o][.] divde[o][.] divdeu[o][.] modsd modud

Note:

Carry out is mode-dependent: carry out of bit 32 for 32-bit mode, carry out of bit 64 for 64-bit mode.

Note:

CA32 is set whenever CA is set, and is set to the same value that CA is defined to be set to in 32-bit mode.

Instructions tested	Compliance conditions	Expected result
I-3.3.9.CA.1 Carrying instructions turn on the CA bit when carry out is 1		
Carrying instructions	Carry out is 1	CA = 1
I-3.3.9.CA.2 Carrying instructions do not turn on the CA bit when carry out is 0		
Carrying instructions	Carry out is 0	CA = 0
I-3.3.9.CA.3 Non-carrying instructions do not change the CA bit		
Non-carrying instructions		CA unchanged

4.2.2. Setting CR0

Recording instructions: addic. addc[o]. subfc[o]. adde[o]. subfe[o]. addme[o]. subfme[o]. addze[o]. subfze[o]. add[o]. subf[o]. mulhw. mullw[o]. mulhwu. divw[o]. divwu[o]. divwu[o]. divwu[o]. divde[o]. mulhd. mulhdu. divd[o]. divde[o]. divde[o].

Non-recording instructions: addic subfic addc[o] subfc[o] adde[o] subfe[o] addme[o] subfme[o] addze[o] subfze[o] addi addis addpcis add[o] subf[o] addex neg[o] mulli mulhw mullw[o] mulhwu divw[o] divwu[o] divwe[o] divweu[o] modsw moduw darn mulld[o] mulhd mulhdu maddhdu maddld divd[o] divdu[o] divde[o] divdeu[o] modsd modud

Instructions tested	Compliance conditions	Expected result
I-3.3.9.CR0.1 Recording instructions set CR0 correctly when result is zero		

Instructions tested	Compliance conditions	Expected result	
Recording instructions	Result of operation is zero	First three bits of CR0 = 001	
I-3.3.9.CR0.2 Recording instructions set Cl	I-3.3.9.CR0.2 Recording instructions set CR0 correctly when result is positive		
Recording instructions	Result of operation is positive	First three bits of CR0 = 010	
I-3.3.9.CR0.3 Recording instructions set CR0 correctly when result is negative			
Recording instructions	Result of operation is negative	First three bits of CR0 = 100	
I-3.3.9.CR0.4 Non-recording instructions do not change CR0			
Non-recording instructions		First three bits of CR0 unchanged	

4.2.3. Setting OV (overflow) and OV32 (32-bit overflow)

Add instructions: addo[.] addco[.] addeo[.] addmeo[.] addzeo[.] addex(if CY=0)

<u>Subtract From instructions:</u> subfo[.] subfco[.] subfeo[.] subfmeo[.] subfzeo[.]

Negate instructions: nego[.]

Multiply Low, and Divide:

<u>32-bit instructions:</u> mullwo[.] divwuo[.] divweo[.] divweo[.]

64-bit instructions: mulldo[.] divdo[.] divduo[.] divdeo[.] divdeuo[.]

Note:

OV32 is set whenever OV is set, and is set to the same value that OV is defined to be set to in 32-bit mode.

Instructions tested	Compliance conditions	Expected result	
I-3.3.OV.1 Add, Subtract From, and Negate instructions having OE = 1 set OV to 1 if the carry out of bit M is not equal to the carry out of bit M+1			
Add instructions	OE = 1	OV = 1	
Subtract From instructions	Carry out of bit M != carry out of bit M+1		
Negate instructions			
I-3.3.OV.2 Add, Subtract From, and Negate of bit M+1	I-3.3.OV.2 Add, Subtract From, and Negate instructions having OE = 1 set OV to 0 if the carry out of bit M is equal to the carry out of bit M+1		
Add instructions	OE = 1	OV = 0	
Subtract From instructions	Carry out of bit M = carry out of bit M+1		
Negate instructions			
I-3.3.OV.3 Multiply Low, and Divide 32-bit in	nstructions having OE = 1 set OV to 1 if the	result cannot be represented in 32 bits	
Multiply Low, and Divide 32-bit instruc-	OE =1	OV = 1	
tions	The result cannot be represented in 32 bits		
I-3.3.OV.4 Multiply Low, and Divide 64-bit instructions having OE = 1 set OV to 1 if the result cannot be represented in 64 bits			
Multiply Low, and Divide 64-bit instruc-	OE =1	OV = 1	
tions	The result cannot be represented in 64 bits		
I-3.3.OV.5 Multiply Low, and Divide 32-bit instructions having OE = 1 set OV to 0 if the result can be represented in 32 bits			

Instructions tested	Compliance conditions	Expected result
Multiply Low, and Divide 32-bit instructions	OE =1 The result can be represented in 32 bits	OV = 0
I-3.3.OV.6 Multiply Low, and Divide 64-bit instructions having OE = 1 set OV to 0 if the result can be represented in 64 bits		
Multiply Low, and Divide 64-bit instructions	OE =1 The result can be represented in 64 bits	OV = 0

4.2.4. Setting SO (summary overflow)

Overflowing instructions: addo[.] addco[.] subfo[.] subfco[.] addeo[.] subfeo[.] addmeo[.] subfmeo[.] addzeo[.] subfzeo[.] nego[.] mullwo[.] divwo[.] divweo[.] divweo[.] divweo[.] divdeo[.] divdeo[.] divdeo[.]

Note:

Overflow is mode-dependent. For 32-bit mode, overflow is of the low-order 32-bit result. For 64-bit mode, overflow is of the 64-bit result.

Note:

OV32 is set whenever OV is set, and is set to the same value that OV is defined to be set to in 32-bit mode.

Instructions tested	Compliance conditions	Expected result	
I-3.3.9.SO.1 Add operations turn on XER _{S0}	I-3.3.9.SO.1 Add operations turn on XER _{SO} when overflow occurs		
Overflowing instructions	OV = 1	SO = 1	
I-3.3.9.SO.2 Add operations do not turn on	XER _{SO} when overflow does not occur		
Overflowing instructions	OV = 0	SO = 0	
I-3.3.9.SO.3 Add operations leave XER _{SO} turned on, even if overflow does not occur (SO is sticky)			
Overflowing instructions	OV = 0	SO = 1	
	SO = 1		
I-3.3.9.SO.4 Add operations leave XER _{SO} turned on when overflow occurs			
Overflowing instructions	Overflow occurs	SO = 1	
	SO = 1		

4.2.5. Arithmetic computation

Instructions tested	Compliance conditions	Expected result
I-3.3.9.Comp.1 Result of arithmetical computation is correct		
All arithmetic operations		Correct arithmetical result

4.3. Fixed-Point Compare Instructions

Architecture sections:

I-3.3.10 Fixed-point Compare Instructions

Scenario groups:

- · Setting CR BF
- Compare computation

4.3.1. Setting CR BF

Notes:

• The L field controls whether the operands are treated as 64-bit or 32-bit quantities, as follows:

L = 0: 32-bit operands

L = 1: 64- bit operands

• XER_{SO} is copied to the 3rd bit of the designated CR field.

Instructions tested	Compliance conditions	Expected result
I-3.3.10.BF.1 The comparing instructions set CR-BF leftmost three bits correctly when result is EQUAL		
cmpi cmp cmpli cmpl	Result of operation is Equal	(CR field BF) _{0:2} = 001
		(CR field BF) ₃ = XER _{SO}
I-3.3.10.BF.2 The comparing instructions set CR-BF leftmost three bits correctly when result is GT		
cmpi cmp cmpli cmpl	Result of operation is GT (greater than)	(CR field BF) _{0:2} = 010
		(CR field BF) ₃ = XER _{SO}
I-3.3.10.BF.3 The comparing instructions set CR-BF leftmost three bits correctly when result is LT		
cmpi cmp cmpli cmpl	Result of operation is LT (less than)	(CR field BF) _{0:2} = 100
		(CR field BF) ₃ = XER _{SO}

4.3.2. Compare computation

Instructions tested	Compliance conditions	Expected result
I-3.3.10.Comp.1 Result of compare computation is correct		
cmpi cmp cmpli cmpl		Correct comparison result

4.3.3. Compare Ranged Byte and Compare Equal Byte

Instructions tested	Compliance conditions	Expected result
I-3.3.10.BFComp.1 The comparing instruct	ions set CR-BF correctly and result of comp	are computation is correct
cmprb cmpeqb		Correct CR field BF setting
		Correct comparison result

4.4. Fixed-Point Trap Instructions

Architecture sections:

• I-3.3.11 Fixed-point Trap Instructions

Scenario groups:

· Trap instructions computation

4.4.1. Trap instructions Computation

Instructions tested	Compliance conditions	Expected result
I-3.3.11.Comp.1 Result of trap instructions computation is correct		
twi tw tdi td		The system trap handler is invoked correct-
		ly

4.5. Fixed-Point Select

Architecture sections:

I-3.3.12 Fixed-point Select

Scenario groups:

Select Computation

4.5.1. Select Computation

Instructions tested	Compliance conditions	Expected result
I-3.3.12.Select.1 Target register is set correctly		
isel		RT gets the correct result according to the select computation

4.6. Fixed-Point Logical Instructions

Architecture sections:

- I-3.3.8 Other Fixed-Point Instructions
- I-3.3.13 Fixed-Point Logical Instructions

Scenario groups:

- Setting CR0
- Correct computations

4.6.1. Setting CR0

Recording instructions:

32-bit instructions: andi. andis. and. or. xor. nand. nor. eqv. andc. orc. extsb. extsh. cntlzw. cnttzw.

64 bit instructions: extsw. cntlzd. cnttzd.

Non-recording instructions:

<u>32-bit instructions:</u> ori oris xori xoris and or xor nand nor eqv andc orc extsb extsh cntlzw cnttzw cmpb popcntb popcntw prtyw

64 bit instructions: prtyd extsw popcntd cntlzd cnttzd bpermd

Instructions tested	Compliance conditions	Expected result
I-3.3.13.CR0.1 Recording instructions set 0	CR0 correctly when result is zero	
Recording instructions	Result of operation is zero	First three bits of CR0 = 001
I-3.3.13.CR0.2 Recording instructions set 0	CR0 correctly when result is positive	
Recording instructions	Result of operation is positive	First three bits of CR0 = 010
I-3.3.13.CR0.3 Recording instructions set 0	CR0 correctly when result is negative	
Recording instructions	Result of operation is negative	First three bits of CR0 = 100
I-3.3.13.CR0.4 Non-recording instructions do not change CR0		
Non-recording instructions		First three bits of CR0 unchanged

4.6.2. Correct computations

<u>Fixed-point simple logical instructions:</u> and[.] or[.] xor[.] nand[.] nor[.] eqv[.] andc andc. orc orc.

<u>Fixed-Point Logical Extending Instructions:</u> extsb[.] extsh[.] extsw[.]

Fixed-Point Logical Count leading zero instructions: cntlzw[.] cntlzd[.]

Fixed-Point Logical Count trailing zero instructions: cnttzw[.] cnttzd[.]

Fixed-Point Logical immediate operations: andi. ori xori andis. xoris oris

Fixed-Point Logical Population Count Instructions: popcntb popcntw popcntd

Fixed-Point Logical Permute Instruction: bpermd

Fixed-Point Logical Parity Bits Instruction: prtyd prtyw

Fixed-Point Logical Compare Bytes Instruction: cmpb

Instructions tested	Compliance conditions	Expected result	
I-3.3.13.Logic.1 Result of logical computati	-3.3.13.Logic.1 Result of logical computation is correct		
Fixed-point simple logical instructions		Correct logical result	
Fixed-Point Logical Extending Instructions			
Fixed-Point Logical Count leading zero instructions			
Fixed-Point Logical Count trailing zero instructions			
Fixed-Point Logical immediate operations			
Fixed-Point Logical Population Count Instructions			
Fixed-Point Logical Permute Instruction			
Fixed-Point Logical Parity Bits Instruction			
Fixed-Point Logical Compare Bytes Instruction			

4.7. Fixed-Point Rotate Instructions

Architecture sections:

- I-3.3.8 Other Fixed-Point Instructions
- I-3.3.14.1 Fixed-Point Rotate Instructions

Scenario groups:

- Setting CR0
- Correct Computations

4.7.1. Setting CR0

Recording instructions:

32-bit instructions: rlwinm. rlwnm. rlwimi.

64 bit instructions: rldicl. rldicr. rldic. rldcl. rldcr. rldimi.

Non-recording instructions:

32-bit instructions: rlwinm rlwnm rlwimi

64 bit instructions: rldicl rldicr rldic rldcl rldcr rldimi

Instructions tested	Compliance conditions	Expected result	
I-3.3.14.1.CR0.1 Recording instructions se	I-3.3.14.1.CR0.1 Recording instructions set CR0 correctly when result is zero		
Recording instructions	Result of operation is zero	First three bits of CR0 = 001	
I-3.3.14.1.CR0.2 Recording instructions se	t CR0 correctly when result is positive		
Recording instructions	Result of operation is positive	First three bits of CR0 = 010	
I-3.3.14.1.CR0.3 Recording instructions se	t CR0 correctly when result is negative		
Recording instructions	Result of operation is negative	First three bits of CR0 = 100	
I-3.3.14.1.CR0.4 Non-recording instructions do not change CR0			
Non-recording instructions		First three bits of CR0 unchanged	

4.7.2. Correct Computations

All the Rotate instructions:

32-bit instructions: rlwinm. rlwnm. rlwimi. rlwinm rlwnm rlwimi

64 bit instructions: rldicl. rldicr. rldic. rldcr. rldicr. rldicr. rldicr rldic

Instructions tested	Compliance conditions	Expected result
I-3.3.14.1.Computation.1 By accurate rotate operation and mask calculation we get the correct result in the RA (target register)		
All the Rotate instructions		Correct result in the target register

4.8. Fixed-Point Shift Instructions

Architecture sections:

I-3.3.8 Other Fixed-Point Instructions

I-3.3.14.2 Fixed-Point Shift Instructions

Scenario groups:

Setting CR0

• Setting CA and CA32

Correct Computations

4.8.1. Setting CR0

Recording instructions:

32-bit instructions: slw. srw. srawi. sraw.

64 bit instructions: sld. srd. sradi. srad. extswsli.

Non-recording instructions:

32-bit instructions: slw srw srawi sraw

64 bit instructions: sld srd sradi srad extswsli

Instructions tested	Compliance conditions	Expected result
I-3.3.14.2.CR0.1 Recording instructions se	t CR0 correctly when result is zero	
Recording instructions	Result of operation is zero	First three bits of CR0 = 001
I-3.3.14.2.CR0.2 Recording instructions se	t CR0 correctly when result is positive	
Recording instructions	Result of operation is positive	First three bits of CR0 = 010
I-3.3.14.2.CR0.3 Recording instructions se	t CR0 correctly when result is negative	
Recording instructions	Result of operation is negative	First three bits of CR0 = 100
I-3.3.14.2.CR0.4 Non-recording instructions do not change CR0		
Non-recording instructions		First three bits of CR0 unchanged

4.8.2. Setting CA and CA32

Shift Algebraic Instructions:

32-bit instructions: srawi srawi. sraw sraw.

64-bit instructions: sradi sradi. srad srad.

Non-Algebraic instructions:

32-bit instructions: slw slw. srw srw.

64-bit instructions: sld sld. srd srd. extswsli extswsli.

Notation:

n the number of bits to be shifted

Note:

CA32 is set whenever CA is set, and is set to the same value that CA is defined to be set to in 32-bit mode.

Instructions tested	Compliance conditions	Expected result	
I-3.3.14.2.CA.1 Algebraic instructions set CA correctly when no shift occurs			
Shift Algebraic Instructions	n=0	CA = 0	
I-3.3.14.2.CA.2 Algebraic instructions set C	CA correctly when the shifted amount is posi	tive	
Shift Algebraic Instructions	n!=0	CA = 0	
	(RS) is positive		
I-3.3.14.2.CA.3 Algebraic instructions set C	I-3.3.14.2.CA.3 Algebraic instructions set CA correctly when the shifted bits are all zeros		
Shift Algebraic Instructions	n!=0	CA = 0	
	(RS) is negative		
	1-bits are not shifted out		
I-3.3.14.2.CA.4 Algebraic instructions set C	CA correctly when the shifted bits include one	es	
Shift Algebraic Instructions	n!=0	CA = 1	
	(RS) is negative		
	Some 1-bits are shifted out		
I-3.3.14.2.CA.5 Non-algebraic instructions do not change CA			
Non-Algebraic instructions		CA unchanged	

4.8.3. Correct Computations

All Shift Instructions:

<u>32-bit instructions:</u> srawi srawi. sraw sraw. slw slw. srw srw.

64-bit instructions: sradi sradi. srad srad. sld sld. srd srd. extswsli extswsli.

Instructions tested	Compliance conditions	Expected result
I-3.3.14.2.Computation.1 By accurate shift operation and mask calculation we get the correct result in the RA (target register)		
All Shift Instructions		Correct result in the target register

4.9. Binary Coded Decimal Assist Instructions

Architecture sections:

I-3.3.15 Binary Coded Decimal (BCD) Assist Instructions

Scenario groups:

Correct Computations

4.9.1. Correct Computations

Instructions tested Compliance conditions		Expected result
I-3.3.15.target.1 Setting the target register correctly		
cdtbcd cbcdtd addg6s Cc		Correct result in the target register

4.10. Move To/From Vector-Scalar Register Instructions

Architecture sections:

• I-3.3.16 Move To/From Vector-Scalar Register Instructions

Scenario groups:

- Move from VSR SX BIT
- Move to VSR TX bit

4.10.1. Move from VSR SX BIT

Instructions tested	Compliance conditions	Expected result	
-3.3.16.SX.1 Cannot execute the instruction because the floating-point registers are unavailable			
mfvsrd mfvsrwz	SX = 0	Exiting with no results	
	MSR.FP = 0		
I-3.3.16.SX.1b Cannot execute the instruct	ion because the VSX registers are unavailal	ole	
mfvsrld	SX = 0	Exiting with no results	
	MSR.VSX = 0		
I-3.3.16.SX.2 Correct computation the resu	I-3.3.16.SX.2 Correct computation the result is taken from a floating-point VSR		
mfvsrd mfvsrwz	SX = 0	Correct result in the target register	
	MSR.FP = 1		
I-3.3.16.SX.2b Correct computation the res	-3.3.16.SX.2b Correct computation the result is taken from a VSX VSR		
mfvsrld	SX = 0	Correct result in the target register	
	MSR.VSX = 1		
I-3.3.16.SX.3 Cannot execute the instruction	on because the vector registers are unavaila	ble	
mfvsrd mfvsrwz	SX = 1	Exiting with no results	
	MSR.VEC = 0		
I-3.3.16.SX.4 Correct computation the result is taken from a vector VSR			
mfvsrd mfvsrwz	SX = 1	Correct result in the target register	
	MSR.VEC= 1		

4.10.2. Move to VSR TX bit

Instructions tested	Compliance conditions	Expected result
I-3.3.16.TX.1 Cannot execute the instruction because the floating-point registers are unavailable		
mtvsrd mtvsrwa mtvsrwz	TX = 0	Exiting with no results
	MSR.FP = 0	
I-3.3.16.TX.1b Cannot execute the instruction because the VSX registers are unavailable		
mtvsrdd mtvsrws	TX = 0	Exiting with no results
	MSR.VSX = 0	
I-3.3.16.TX.2 Correctly set a floating-point VSR (VSR numbered 0-31)		

Instructions tested	Compliance conditions	Expected result
mtvsrd mtvsrwa mtvsrwz	TX = 0	Correct result in a floating-point VSR
	MSR.FP = 1	
I-3.3.16.TX.2b Correctly set a VSX VSR		
mtvsrdd mtvsrws	TX = 0	Correct result in a VSX VSR
	MSR.VSX = 1	
I-3.3.16.TX.3 Cannot execute the instruction because the vector registers are unavailable		
mtvsrd mtvsrwa mtvsrwz mtvsrdd mtvsrws	TX = 1	Exiting with no results
	MSR.VEC = 0	
I-3.3.16.TX.4 Correctly set a vector VSR (VSR numbered 32-63)		
mtvsrd mtvsrwa mtvsrwz mtvsrdd mtvsrws	TX = 1	Correct result in a vector VSR
	MSR.VEC= 1	

4.11. Move To/From System Register Instructions

Architecture sections:

• I-3.3.17 Move To/From System Register Instructions

Scenario groups:

- Move to CR
- Move from CR

4.11.1. Move to CR

Instructions tested Compliance conditions Expected result		Expected result
I-3.3.17.To.1 Setting the CR field correctly		
mcrxrx mtocrf mtcrf Correct result in the CR		

4.11.2. Move from CR

	Instructions tested Compliance conditions		Expected result
I-3.3.17.From.1 Correct computation placing the contents of the CR correctly in the target register			get register
mfocrf mfcr setb Correct computations		Correct computations	

5. Floating Point Facility (Chapter I.4)

Table of Contents

5.1. Floating-Point Load Instructions	28
5.2. Floating-Point Store Instructions	. 30
5.3. Floating-Point Move Instructions	33
5.4. Floating-Point Load and Store Double Pair Instructions	. 34
5.5. Floating-Point Select Instruction	. 35
5.6. Floating-Point Status and Control Register Instructions	. 35
5.7. Floating-Point Arithmetic, Rounding, and Conversion Instructions	. 38
5.8. Floating-Point Compare Instructions	. 42
5.9. Floating-Point Exceptions	. 43
5.10. Floating-Point Data	60

5.1. Floating-Point Load Instructions

Architecture sections:

I-4.6.2 Floating-Point Load Instructions

Scenario groups:

- Converting single-precision data
- Calculating the effective address (EA)
- Loaded data into FRT
- Setting RA
- Validity of the instruction
- Storage Access Exceptions

Guideline: each scenario in this section should be tested in both Big-Endian and Little-Endian mode

5.1.1. Converting single-precision data

Single-precision Load Floating-Point Instructions: Ifs Ifsx Ifsu Ifsux

<u>Double-precision Load Floating-Point Instructions:</u> Ifd Ifdx Ifdu Ifdux

Load Floating-Point as Integer Word instructions: Ifiwzx Ifiwax

Note: Because the FPRs support only floating-point double format, *single-precision Load Floating-Point Instructions* convert single-precision data to double format prior to loading the operand into the target FPR.

Instructions tested	Compliance conditions	Expected result
I-4.6.2.Convert.1 Correct conversion when the single-precision WORD _{0:31} is a Normalized operand		ized operand
Single-precision Load Floating-Point Instructions	WORD _{1:8} > 0	$FRT_{0:1} = WORD_{0:1}$
	WORD _{1:8} < 255	FRT ₂ = WORD ₁

Instructions tested	Compliance conditions	Expected result	
		FRT ₃ = WORD ₁	
		FRT ₄ = WORD ₁	
		$FRT_{5:63} = WORD_{2:31} ^{29}0$	
I-4.6.2.Convert.2 Correct conversion who	en the single-precision WORD _{0:31} is a	a Denormalized operand	
Single-precision Load Floating-Point	WORD _{1:8} = 0	FRT ₀ = WORD ₀	
Instructions	WORD _{9:31} ≠ 0	FRT _{1:11} = normalized_exp + 1023	
		$FRT_{12:63} = normalized_fraction_{1:52}$	
I-4.6.2.Convert.3 Correct conversion who	-4.6.2.Convert.3 Correct conversion when the single-precision WORD _{0:31} is a Zero/NaN/Infinity operand		
Single-precision Load Floating-Point	WORD _{1:8} = 255	FRT _{0:1} = WORD _{0:1}	
Instructions	Or	FRT ₂ = WORD ₁	
	WORD _{1:31} = 0	FRT ₃ = WORD ₁	
		FRT ₄ = WORD ₁	
		$FRT_{5:63} = WORD_{2:31} ^{29}0$	
I-4.6.2.Convert.4 No conversion is needed in <i>double-precision Load Floating-Point Instructions</i> and for the <i>Load Floating-Point</i> as <i>Integer Word Algebraic instruction</i>			
double-precision Load Floating-Point Instructions		The data from storage are copied directly into the FPR	
Load Floating-Point as Integer Word instructions			

5.1.2. Calculating the effective address (EA)

Instructions tested	Compliance conditions	Expected result
I-4.6.2.EA.1 The right computation of EA according to the operands and RA register		
Ifs Ifd		EA = (RA 0) + D
I-4.6.2.EA.2 The right computation of EA according to the RB and RA registers		
Ifsx Ifdx Ifiwzx Ifiwax		EA = (RA 0) + (RB)
I-4.6.2.EA.3 The right computation of EA according to the operands and non-zero RA register		egister
Ifsu Ifdu	RA != 0	EA = (RA)+D
I-4.6.2.EA.4 The right computation of EA according to the RB and non-zero RA registers		rs
Ifsux Ifdux	RA != 0	EA = (RA)+(RB)

5.1.3. Loaded data into FRT

Single-precision Load Floating-Point Instructions: Ifs Ifsx Ifsu Ifsux

<u>Double-precision Load Floating-Point Instructions:</u> Ifd Ifdx Ifdu Ifdux

Load Floating-Point as Integer Word Algebraic Indexed: Ifiwax

Load Floating-Point as Integer Word and Zero Indexed: Ifiwzx

Instructions tested	Compliance conditions	Expected result
I-4.6.2.FRT.1 For Single-precision Load Floating-Point Instructions, we convert (see 3.1.3.3.1) the word in storage addressed by		
EA (see 3.1.3.3.2) and load it into register FRT.		

Instructions tested	Compliance conditions	Expected result
Single-precision Load Floating-Point Instructions		FRT = converting-to-double(4 bytes of memory starting by EA)
I-4.6.2.FRT.2 For <i>Double-precision Load Fl</i> loaded into register FRT.	oating-Point Instructions, the doubleword in	storage addressed by EA (see 3.1.3.3.2) is
Double-precision Load Floating-Point Instructions		FRT = 8 bytes of memory starting by EA
I-4.6.2.FRT.3 For Load Floating-Point as Integer Word Algebraic Indexed, the word in storage addressed by EA (see 3.1.3.3.2) is sign-extended and loaded into register FRT.		
Load Floating-Point as Integer Word Algebraic Indexed		FRT _{32:63} = 4 bytes of memory starting by EA
		$FRT_{0:31} = sign-extension of FRT_{32:63}$
I-4.6.2.FRT.4 For Load Floating-Point as Integer Word and Zero Indexed, the word in storage addressed by EA (see 3.1.3.3.2) is zero-extended and loaded into register FRT.		
Load Floating-Point as Integer Word and Zero Indexed		FRT _{32:63} = 4 bytes of memory starting by EA
		$FRT_{0:31} = {}^{32}0$

5.1.4. Setting RA

<u>Update-Form Load Instructions:</u> Ifsu Ifsux Ifdu Ifdux

Non-Update Load Instructions: Ifs Ifsx Ifd Ifdx Ifiwzx Ifiwax

Instructions tested	Compliance conditions	Expected result
I-4.6.2.RA.1 For Update-Form Load Instruc	tions, RA is updated with the effective addre	ess (EA)
Update-Form Load Instructions	RA != 0	(RA) = EA
I-4.6.2.RA.2 Non-Update Load Instructions dont change the RA		
Non-Update Load Instructions		RA unchanged

5.1.5. Validity of the instruction

Instructions tested	Compliance conditions	Expected result
I-4.6.2.Valid.1 In Update-Form Load Instruc	ctions if RA equals zero then the instruction	s invalid
Update-Form Load Instructions	RA = 0	Invalid instruction
I-4.6.2.Valid.2 Non-Update Load Instructions are always valid instructions		
Non-Update Load Instructions		Valid instruction

5.1.6. Storage Access Exceptions

Instructions tested	Compliance conditions	Expected result
I-4.6.2.StorageEx.1 A system data storage storage	error handler will be invoked when an instru	ction attempts to access unavailable
Floating-Point Load Instructions	that is unavailable.	system data storage error handler is invoked

5.2. Floating-Point Store Instructions

Architecture sections:

I-4.6.3 Floating-Point Store Instructions

Scenario groups:

- Converting double-precision data
- Calculating the effective address (EA)
- Stored data from FRS
- Setting RA
- Validity of the instruction
- Storage Access Exceptions

Guideline: each scenario in this section should be tested in both Big-Endian and Little-Endian mode

5.2.1. Converting double-precision data

Single-precision Store Floating-Point Instructions: stfs stfsx stfsu stfsux

<u>Double-precision Store Floating-Point Instructions:</u> stfd stfdx stfdu stfdux

Store Floating-Point as Integer Word instructions: stfiwx

Note: Because the FPRs support only floating-point double format for floating-point data, single-precision Store Floating-Point instructions convert double-precision data to single format prior to storing the operand into storage.

Instructions tested	Compliance conditions	Expected result
I-4.6.3.Convert.1 The conversion when no Denormalization is required (including Zero/ infinity / NaN)		
Single-precision Store Floating-Point	FRS _{1:11} > 896	WORD _{0:1} = FRS _{0:1}
Instructions	Or	WORD _{2:31} = FRS _{5:34}
	FRS _{1:63} = 0	
I-4.6.3.Convert.2 The conversion when the	e Denormalization is required and FRS _{1:11} ra	inge is between 874 and 896
Single-precision Store Floating-Point	FRS _{1:11} ≥ 874	WORD ₀ = FRS ₀
Instructions	FRS _{1:11} ≤ 896	$WORD_{1:8} = 0x00$
		$WORD_{9:31} = denormalized_frac_{1:23}$
I-4.6.3.Convert.3 The conversion when the	e Denormalization is required and $FRS_{1:11}$ is	not in the range 874-896
Single-precision Store Floating-Point	FRS _{1:11} < 874	WORD = undefined
Instructions	Or	
	FRS _{1:11} > 896	
I-4.6.3.Convert.4 For Double-precision Store Floating-Point Instructions and Store Floating-Point as Integer Word instructions, no conversion is required		
Double-precision Store Floating-Point Instructions		The data from FRS is copied directly into storage
Store Floating-Point as Integer Word instructions		

5.2.2. Calculating the effective address (EA)

Instructions tested	Compliance conditions	Expected result
I-4.6.3.EA.1 The right computation of EA according to the operands and RA register		

Instructions tested	Compliance conditions	Expected result
stfs stfd		EA = (RA 0) + D
I-4.6.3.EA.2 The right computation of EA a	ccording to the RB and RA registers	
stfsx stfdx stfiwx		EA = (RA 0) + (RB)
I-4.6.3.EA.3 The right computation of EA according to the operands and non-zero RA register		
stfsu stfdu	RA != 0	EA = (RA)+D
I-4.6.3.EA.4 The right computation of EA according to the RB and non-zero RA registers		
stfsux stfdux	RA != 0	EA = (RA)+(RB)

5.2.3. Stored data from FRS

Single-precision Store Floating-Point Instructions: stfs stfsx stfsu stfsux

<u>Double-precision Store Floating-Point Instructions:</u> stfd stfdx stfdu stfdux

Store Floating-Point as Integer Word instructions: stfiwx

Instructions tested	Compliance conditions	Expected result
I-4.6.3.FRT.1 For <i>Single-precision Store Floating-Point Instructions</i> , we convert (see 3.1.3.4.1) the contents of register FRS to single format and store into the word in storage addressed by EA (see 3.1.3.4.2).		
Single-precision Store Floating-Point Instructions		The word in storage addressed by EA = single-format(FRS)
I-4.6.3.FRT.2 For <i>Double-precision Store Floating-Point Instructions</i> , the contents of register FRS are stored into the doubleword in storage addressed by EA (see <i>3.1.3.4.2</i>).		
Double-precision Store Floating-Point Instructions		The doubleword in storage addressed by EA = (FRS)
I-4.6.3.FRT.3 For Store Floating-Point as Integer Word instructions, the contents (FRS) _{32:63} are stored into the word in storage addressed by EA (see 3.1.3.4.2).		
Store Floating-Point as Integer Word instructions		The word in storage addressed by EA = (FRS) _{32:63}

5.2.4. Setting RA

<u>Update-Form Store Instructions:</u> stfsu stfsux stfdu stfdux

Non-Update Store Instructions: stfs stfsx stfd stfdx stfiwx

Instructions tested	Compliance conditions	Expected result
I-4.6.3.RA.1 For Update-Form Load Instruc	tions, RA is updated with the effective addre	ess (EA)
Update-Form Store Instructions	RA != 0	(RA) = EA
I-4.6.3.RA.2 Non-Update Load Instructions dont change the RA		
Non-Update Store Instructions		RA unchanged

5.2.5. Validity of the instruction

Instructions tested	Compliance conditions	Expected result
I-4.6.3.Valid.1 In Update-Form Store Instruc	ctions if RA equals zero then the instruction	is invalid
Update-Form Store Instructions	RA = 0	Invalid instruction
I-4.6.3. Valid.2 Non-Update Store Instructions are always valid instructions		
Non-Update Store Instructions		Valid instruction

5.2.6. Storage Access Exceptions

Instructions tested	Compliance conditions	Expected result
I-4.6.3.StorageEx.1 A system data storage storage	error handler will be invoked when an instru	ction attempts to access unavailable
Fixed-Point store instructions	The program is not allowed to modify the target storage or the program attempts to access storage that is unavailable.	system data storage error handler is invoked

5.3. Floating-Point Move Instructions

Architecture sections:

I-4.6.5 Floating-Point Move Instructions

Scenario groups:

- Setting CR1
- Correct computations

5.3.1. Setting CR1

Instructions tested	Compliance conditions	Expected result
I-4.6.5.CR1.1 In Recording instructions, C the FPSCR.	R1 field (bits 36:39 of the CR) is set to the FR	exception status, copied from bits 32:35 of
fmr. fneg. fabs. fcpsgn. fnabs.	Rc = 1	CR1 = FPSCR _{32:35}
I-4.6.5.CR1.2 Non-recording instructions doesnt change the CR1 field		
fmr fneg fabs fcpsgn fnabs	If exists : Rc = 0	CR1 unchanged
fmrgew fmrgow		

5.3.2. Correct computations

Instructions tested	Compliance conditions	Expected result
I-4.6.5.Result.1 The contents of register FRB are placed into register FRT		
fmr fmr.		(FRT) = (FRB)
I-4.6.5.Result.2 The contents of register FF	RB with bit 0 inverted are placed into register	FRT.
fneg fneg.		(FRT) ₀ = ₀
		$(FRT)_{1:63} = (FRB)_{1:63}$
I-4.6.5.Result.3 The contents of register FF	RB with bit 0 set to zero are placed into regis	ter FRT.
fabs fabs.		$(FRT)_0 = 0$
		$(FRT)_{1:63} = (FRB)_{1:63}$
I-4.6.5.Result.4 The contents of register FRB with bit 0 set to the value of bit 0 of register FRA are placed into register FRT.		
fcpsgn fcpsgn.		$(FRT)_0 = (FRA)_0$
		(FRT) _{1:63} = (FRB) _{1:63}
I-4.6.5.Result.5 The contents of register FRB with bit 0 set to one are placed into register FRT.		
fnabs fnabs.		(FRT) ₀ = 1
		$(FRT)_{1:63} = (FRB)_{1:63}$
I-4.6.5.Result.6 Vector-Scalar instructions, that set the first words of vectors FRT and FRA into the vector FRT		

Instructions tested	Compliance conditions	Expected result
fmrgew	MSR.FP != 0	FPR[FRT].word[0] = FPR[FRA].word[0]
		FPR[FRT].word[1] = FPR[FRB].word[0]
I-4.6.5.Result.7 Vector-Scalar instructions, that set the second words of vectors FRT and FRA into the vector FRT		
fmrgow	MSR.FP != 0	FPR[FRT].word[0] = FPR[FRA].word[1]
		FPR[FRT].word[1] = FPR[FRB].word[1]

5.4. Floating-Point Load and Store Double Pair Instructions

Architecture sections:

I-4.6.4 Floating-Point Load and Store Double Pair Instructions [Phased-Out]

Scenario groups:

- Calculating the effective address (EA)
- Loading double pair
- Storing double pair

5.4.1. Calculating the effective address (EA)

Instructions tested	Compliance conditions	Expected result
I-4.6.4.EA.1 The right computation of EA a	ccording to the operands and RA register	
Ifdp stfdp stfdpx		EA = (RA 0) + (DS 0b00)
I-4.6.4.EA.2 The right computation of EA according to the RB and RA registers		
Ifdpx		EA = (RA 0) + (RB)

5.4.2. Loading double pair

Instructions tested	Compliance conditions	Expected result	
I-4.6.4.load.1 The doubleword in storage a	I-4.6.4.load.1 The doubleword in storage addressed by EA (see 3.1.3.6.1) is placed into the even-numbered register of FRTp.		
lfdp lfdpx	FRTp is not odd	FRTp _{even} = the doubleword in storage addressed by EA	
I-4.6.4.load.2 The doubleword in storage addressed by EA+8 (see 3.1.3.6.1) is placed into the odd-numbered register of FRTp.			
lfdp lfdpx	FRTp is not odd	FRTp _{odd} = the doubleword in storage addressed by EA+8	

5.4.3. Storing double pair

Instructions tested	Compliance conditions	Expected result
I-4.6.4.store.1 The contents of the even-nu (see 3.1.3.6.1).	mbered register of FRSp are stored into the	doubleword in storage addressed by EA
stfdp stfdpx	FRSp is not odd	The doubleword in storage addressed by EA = $(FRSp)_{even}$
I-4.6.4.store.2 The contents of the odd-numbered register of FRSp are stored into the doubleword in storage addressed by EA+8.		
stfdp stfdpx	FRSp is not odd	The doubleword in storage addressed by EA+8 = $(FRSp)_{odd}$

5.4.4. Validity of the instruction

Instructions tested	Compliance conditions	Expected result
I-4.6.4.valid.1 In load double pair instruction	ns, if FRTp is odd then the instruction is invo	alid
Ifdp Ifdpx	FRTp is odd	Invalid instruction
I-4.6.4.valid.2 1 In store double pair instructions, if FRSp is odd then the instruction is invalid		
stfdp stfdpx	FRSp is odd	Invalid instruction

5.5. Floating-Point Select Instruction

Architecture sections:

I-4.6.9 Floating-Point Select Instruction

Scenario groups:

- Setting CR1
- Setting FRT

5.5.1. Setting CR1

Instructions tested	Compliance conditions	Expected result
I-4.6.9.CR1.1 In Recording instructions, CR1 field (bits 36:39 of the CR) is set to the FP exception status, copied from bits 32:35 of the FPSCR.		
fsel.	Rc = 1	CR1 = FPSCR _{32:35}
I-4.6.9.CR1.2 Non-recording instructions doesnt change the CR1 field		
fsel	Rc = 0	CR1 unchanged

5.5.2. Setting FRT

Instructions tested	Compliance conditions	Expected result
I-4.6.9.FRT.1 FRT is set to the contents of register FRC if the FP operand in register FRA is greater than or equal to zero.		
fsel fsel.	FRA ≥ 0.0	(FRT) = (FRC)
I-4.6.9.FRT.2 FRT is set to the contents of register FRB if the operand in FRA is less than zero or is a NaN.		
fsel fsel.	FRA ≤ 0	(FRT) = (FRB)
	OR FRA is NaN	

5.6. Floating-Point Status and Control Register Instructions

Architecture sections:

I-4.6.10 Floating-Point Status and Control Register Instructions

Scenario groups:

Setting CR1

- Setting FPSCR bit BT+32
- Setting FX implicitly
- Setting FRT
- Setting CR field BF
- Setting FPSCR FX and exceptions bits
- Moving to FPSCR field immediate
- Moving to FPSCR fields

5.6.1. Setting CR1

Instructions tested	Compliance conditions	Expected result
I-4.6.10.CR1.1 In Recording instructions, CR1 field (bits 36:39 of the CR) is set to the FP exception status, copied from bits 32:35 of the FPSCR.		
mffs. mtfsfi. mtfsf. mtfsb0. mtfsb1.	Rc = 1	CR1 = FPSCR _{32:35}
I-4.6.10.CR1.2 Non-recording instructions doesnt change the CR1 field		
mffs mcrfs mtfsb0 mtfsb1 mtfsfi mtfsf	Rc = 0	CR1 unchanged

5.6.2. Setting FPSCR bit BT+32

Instructions tested	Compliance conditions	Expected result
I-4.6.10.BT.1 Turning off the FPSCR bit BT+32 explicitly		
mtfsb0 mtfsb0.	BT+32 != 33	FPSCR _{BT+32} = 0
	BT+32 != 34	
I-4.6.10.BT.2 Turning on the FPSCR bit BT+32 explicitly, when no exceptions are caused		
mtfsb1 mtfsb1	BT+32 != 33	FPSCR _{BT+32} = 1
	BT+32 != 34	
	BT+32 != 53	
I-4.6.10.BT.3 Turning on the FPSCR bit BT+32 explicitly, when an invalid operation exception is caused		
mtfsb1 mtfsb1	BT+32 = 53	FPSCR _{BT+32} = 1
		Invalid operation exception occurs (FPSCR _{VXSOFT} = 1)

5.6.3. Setting FX implicitly

Instructions tested	Compliance conditions	Expected result
I-4.6.10.FX.1 Turning on the FPSCR FX bit (FPSCR $_{32}$) implicitly when the instruction causes any of the floating-point exception bits in the FPSCR to change from 0 to 1.		
mtfsb1	BT+32 W {35-44 , 53-55}	FPSCR _{BT+32} = 1
		FPSCR ₃₂ = 1
I-4.6.10.FX.2 The <i>mtfsfi[.]</i> instructions cant implicitly change the FPSCR FX bit, even if any exception bit is turned on by the instruction		
mtfsfi mtfsfi.	BF + 8(1-W) W {9, 10, 11, 13}	FPSCR ₃₂ unchanged
I-4.6.10.FX.3 The <i>mtfsf[.]</i> instructions cant implicitly change the FPSCR FX bit, even if any exception bit is turned on by the instruction		
mtfsf mtfsf.	i + 8(1-W) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	FPSCR ₃₂ unchanged

5.6.4. Setting FRT

Instructions tested	Compliance conditions	Expected result
I-4.6.10.FRT.1 Copying the appropriate cor	ntents of the FPSCR to the register FRT and	performing correct instruction operation
mffs mffs. mffsce mffscdrn mffscdrni mffscrn mffscrni mffsl		Copy appropriate contents of FPSCR to register FRT and perform correct instruction operation

5.6.5. Setting CR field BF

Instructions tested	Compliance conditions	Expected result
I-4.6.10.BF.1 Copying the contents of the FPSCR _{32:63} field BFA into the CR field BF		
mcrfs		(CR field BF) = (FPSCR _{32:63} field BFA)

5.6.6. Setting FPSCR FX and exceptions bits

Instructions tested	Compliance conditions	Expected result
I-4.6.10.BFA.1 Setting the FPSCR FX and OX bits to 0 when BFA operand equals 0, after they are copied into the CR field BF		
mcrfs	BFA = 0	FPSCR ₃₂ = 0
		FPSCR ₃₅ = 0
I-4.6.10.BFA.2 Setting the FPSCR UX, ZX, CR field BF	XX and VXSNAN bits to 0 when BFA opera	nd equals 1, after they are copied into the
mcrfs	BFA = 1	FPSCR ₃₆ = 0
		FPSCR ₃₇ = 0
		FPSCR ₃₈ = 0
		FPSCR ₃₉ = 0
I-4.6.10.BFA.3 Setting the FPSCR VXISI, V into the CR field BF	/XIDI, VXZDZ and VXIMZ bits to 0 when BF	A operand equals 2, after they are copied
mcrfs	BFA = 2	FPSCR ₄₀ = 0
		FPSCR ₄₁ = 0
		FPSCR ₄₂ = 0
		FPSCR ₄₃ = 0
I-4.6.10.BFA.4 Setting the FPSCR VXVC b	it to 0 when BFA operand equals 3, after it is	s copied into the CR field BF
mcrfs	BFA = 3	FPSCR ₄₄ = 0
I-4.6.10.BFA.5 Setting the FPSCR VXSOFT, VXSQRT and VXCVI bits to 0 when BFA operand equals 5, after they are copied into the CR field BF		
mcrfs	BFA = 5	FPSCR ₅₃ = 0
		FPSCR ₅₄ = 0
		FPSCR ₅₅ = 0

5.6.7. Moving to FPSCR field immediate

Instructions tested	Compliance conditions	Expected result
I-4.6.10.MTFFI.1 The value of the U operar	nd field is placed into FPSCR field BF+8(1-V	V). (U , BF and W are operands)

Instructions tested	Compliance conditions	Expected result
mtfsfi mtfsfi.		FPSCR _{BF+8(1-W)} = U
I-4.6.10.MTFFI.2 When the FPSCR field is cant implicitly change FX neither change F	the $\mbox{FPSCR}_{32:35}$, then not all the bits chang EX and VX bits	es according to U. the <i>mtfsfi[.]</i> instruction
mtfsfi mtfsfi.	BF = 0	FPSCR ₃₂ = U ₀
	W = 0	FPSCR ₃₅ = U ₃
		FPSCR ₃₃ unchanged
		FPSCR ₃₄ unchanged
I-4.6.10.MTFFI.3 When the FPSCR specified field contains FPSCR ₅₃ (VXSOFT) bit ,and the appropriate bit in U is 1, then an invalid operation exception occurs		
		FPSCR ₅₃ = 1 Invalid operation exception occurs
	U _i = 1	(FPSCR _{VXSOFT} = 1)
	(i is the equivalent bit for FPSCR $_{53}$)	

5.6.8. Moving to FPSCR fields

Instructions tested	Compliance conditions	Expected result	
I-4.6.10.MTFF.1 The FPSCR is modified as specified by the FLM and W when L = 0			
mtfsf mtfsf.	$L = 0$ $FLM_i = 1$ (i ranges from 0 to 7)	(FPSCR field i+8(1-W)) = (FRB field i+8(1-W)) If (FRB) $_{53}$ is specified and (FRB) $_{53}$ = 1 then:	
		Invalid operation exception occurs (FPSCR _{VXSOFT} = 1)	
I-4.6.10.MTFF.2 The FRB contents are pla	ced into the FPSCR when $L = 1$ and (FRB)5	3 != 1	
mtfsf mtfsf.	L = 1	(FPSCR) = (FRB)	
	(FRB) ₅₃ != 1		
I-4.6.10.MTFF.3 The FRB contents are pla	ced into the FPSCR when $L = 1$ and (FRB)5	3 = 1	
mtfsf mtfsf.	L = 1	(FPSCR) = (FRB)	
	(FRB) ₅₃ != 1	Invalid operation exception occurs (FPSCR _{VXSOFT} = 1)	
I-4.6.10.MTFF.4 If the destination includes FPSCR _{32:35} then FX and OX are set to the appropriate values of FRB, bits 33 and 34 (FEX and VX) dont change according to the FRB			
mtfsf mtfsf.	L = 1 or L = 0	FPSCR ₃₂ = (FRB) ₃₂	
	FPSCR _{32:35} is specified	FPSCR ₃₅ = (FRB) ₃₅	
		FPSCR ₃₃ unchanged	
		FPSCR ₃₄ unchanged	

5.7. Floating-Point Arithmetic, Rounding, and Conversion Instructions

Architecture sections:

• I-4.6.6 Floating-Point Arithmetic Instructions

- I-4.6.7 Floating-Point Rounding and Conversion Instructions
- I-4.3 Floating-Point Data

Scenario groups:

- Setting FR (fraction rounded) and FI (fraction inexact)
- Setting FPRF (result flags)
- Correct computations
- Rounding modes

Floating-point arithmetic, rounding, and conversion instructions: fadd[s][.] fsub[s][.] fmul[s][.] fdiv[s] [.] fsqrt[s][.] fre[s][.] frsqrte[s][.] fmadd[s][.] fmsub[s][.] fnmadd[s][.] fnmsub[s][.] frsp[.] fctidz[.] fctiwz[.] fctiwz[.] fctiwz[.] fctiwuz[.] frip[.] frip[.] frip[.] frim[.] ftdiv ftsqrt fctidu[.] fctiduz[.] fctiwuz[.] fctiwuz[.] fcfidus[.]

5.7.1. Setting FR (fraction rounded) and FI (fraction inexact)

Floating-point potentially rounding instructions:

fadd[s][.] fsub[s][.] fmul[s][.] fdiv[s][.] fsqrt[s][.] fmadd[s][.] fmsub[s][.] fnmadd[s][.] fnmsub[s][.] frsp[.] fctid[z][.] fctiw[z][.] fctidu[z][.] fctidu[z][.] fctidu[x][.] fctidu[x][.] fctidu[x][.] fctidu[x][.]

Floating-point round-to-integer instructions: frin[.] friz[.] frip[.] frim[.]

Notes:

The following instructions are not included in the list of *potentially rounding instructions*, since they set FR and FI to an undefined value: fre[.] fres[.] fsqrte[.]

Instructions tested	Compliance conditions	Expected result		
I-4.6.6.FR.1 FR is set to 1 when the fraction	I-4.6.6.FR.1 FR is set to 1 when the fraction is incremented during rounding			
Floating-point potentially rounding instructions	The fraction is incremented during rounding of the intermediate result	FR=1		
	No exception occurs			
I-4.6.6.FR.2 Round to integer instructions s	et FR to zero even if fraction is incremented	during rounding		
Floating-point round-to-integer instructions	The fraction is incremented during rounding of the intermediate result	FR=0		
	No exception occurs			
I-4.6.6.FR.3 FR is not sticky				
Floating-point potentially rounding instructions	The fraction is not incremented during rounding of the intermediate result	FR=0		
I-4.6.6.FR.4 FI is set to 1 when result is ine	xact			
Floating-point potentially rounding instructions	The rounded result differs from the intermediate result (this implies that Inexact Exception occurs) No exception other than Inexact	FI=1		
	Exception occurs			

Instructions tested	Compliance conditions	Expected result
I-4.6.6.FR.5 Round to integer instructions s	et FI to zero even when result is inexact	
Floating-point round to integer instructions	The rounded result differs from the intermediate result (this implies that Inexact Exception occurs) No exception other than Inexact Exception occurs	FI=0
I-4.6.6.FR.6 FI is not sticky		
Floating-point potentially rounding instructions	The rounded result is equal to the intermediate result	FI=0

5.7.2. Setting FPRF (result flags)

Instructions tested	Compliance conditions	Expected result	
I-4.6.6.FPRF.1 Arithmetic/rounding/convers	sion instructions set FPRF correctly for Quie	t NaN result	
Floating-point arithmetic, rounding, and conversion instructions	Result value class is Quiet NaN	FPRF = 10001	
I-4.6.6.FPRF.2 Arithmetic/rounding/convers	sion instructions set FPRF correctly for Infini	ty result	
Floating-point arithmetic, rounding, and conversion instructions	Result value class is Infinity	FPRF = 01001	
I-4.6.6.FPRF.3 Arithmetic/rounding/convers	sion instructions set correctly for Normalized	result	
Floating-point arithmetic, rounding, and conversion instructions	Result value class is Normalized Number	FPRF = 01000	
I-4.6.6.FPRF.4 Arithmetic/rounding/convers	sion instructions set FPRF correctly for		
Denormalized result			
Floating-point arithmetic, rounding, and conversion instructions	Result value class is Denormalized Number	FPRF = 11000	
I-4.6.6.FPRF.5 Arithmetic/rounding/convers	sion instructions set FPRF correctly for Zero	result	
Floating-point arithmetic, rounding, and conversion instructions	Result value class is Zero	FPRF = 10010	
I-4.6.6.FPRF.6 Arithmetic/rounding/convers	sion instructions set FPRF correctly for +Zer	o result	
Floating-point arithmetic, rounding, and conversion instructions	Result value class is +Zero	FPRF = 00010	
I-4.6.6.FPRF.7 Arithmetic/rounding/convers	sion instructions set FPRF correctly for +Der	normalized result	
Floating-point arithmetic, rounding, and conversion instructions	Result value class is +Denormalized Number	FPRF = 10100	
I-4.6.6.FPRF.8 Arithmetic/rounding/convers	I-4.6.6.FPRF.8 Arithmetic/rounding/conversion instructions set FPRF correclyt for +Normalized result		
Floating-point arithmetic, rounding, and conversion instructions	Result value class is +Normalized Number	FPRF = 00100	
I-4.6.6.FPRF.9 Arithmetic/rounding/convers	sion instructions set FPRF correctly for +Infin	nity result	
Floating-point arithmetic, rounding, and conversion instructions	Result value class is +Infinity	FPRF = 00101	

5.7.3. Correct computation

Instructions tested	Compliance conditions	Expected result
I-4.6.6.Comp.1 Arithmetic/rounding/conversion instructions perform correct computations		
Floating-point arithmetic, rounding, and conversion instructions	No exception occurs	Correct result of operation

5.7.4. Rounding modes

<u>Floating-point addition/subtraction instructions:</u> fadd[s][.] fsub[s][.] fmadd[s][.] fmsub[s][.] fnmsub[s][.]

Instructions tested	Compliance conditions	Expected result
I-4.6.6.Round.1 Round to Nearest mode		
Representative of Floating-point arithmetic, rounding, and conversion instructions excluding frin	RN = 00	Rounding is performed according to Round to Nearest mode
	No exception occurs	to Nearest mode
	Result is numeric	
	Numeric operands	
I-4.6.6.Round.2 For add/subtract operation	s, sign of a zero result is positive in Round t	o Nearest mode
Representative of Floating-point addition/ subtraction instructions	RN = 00	Sign of the result is positive
Subtraction instructions	No exception occurs	
	Result is zero	
	Numeric operands	
I-4.6.6.Round.3 Round toward Zero mode		
Representative of Floating-point arithmetic, rounding, and conversion	RN = 01	Rounding is performed according to Round toward Zero mode
instructions	No exception occurs	toward Zero mode
	Result is numeric	
	Numeric operands	
I-4.6.6.Round.4 For add/subtract operation	s, sign of a zero result is positive in Round t	oward Zero mode
Representative of Floating-point addition/ subtraction instructions	RN = 01	Sign of the result is positive
Subtraction instructions	No exception occurs	
	Result is zero	
	Numeric operands	
I-4.6.6.Round.5 Round toward +Infinity mo	de	
Representative of Floating-point arithmetic, rounding, and conversion	RN = 10	Rounding is performed according to Round toward +Infinity mode
instructions	No exception occurs	toward +imility mode
	Result is numeric	
	Numeric operands	
I-4.6.6.Round.6 For add/subtract operation	s, sign of a zero result is positive in Round t	oward +Infinity mode
Representative of Floating-point addition/	RN = 10	Sign of the result is positive
subtraction instructions	No exception occurs	
	Result is zero	
	Numeric operands	
I-4.6.6.Round.7 Round toward Infinity mod	е	
Representative of Floating-point	RN = 11	Rounding is performed according to Round
arithmetic, rounding, and conversion instructions	No exception occurs	toward
	Result is numeric	Infinity mode
	Numeric operands	

Instructions tested	Compliance conditions	Expected result
I-4.6.6.Round.8 For add/subtract operation	s, sign of a zero result is positive in Round t	oward Infinity mode
Representative of Floating-point addition/	RN = 11	Sign of the result is negative
subtraction instructions	No exception occurs	
	Result is zero	
	Numeric operands	
I-4.6.6.Round.9 The instruction "frin" does	not implement the IEEE Round to Nearest fu	unction
frin	RN = 00	No occurrence of the Round to Nearest
	No exception occurs	mode
	Result is zero	
	Numeric operands	

5.8. Floating-Point Compare Instructions

Architecture sections:

• I-4.6.8 Floating-Point Compare Instructions

Scenario groups:

Setting CR field BF and FPCC

5.8.1. Setting CR field BF and FPCC

Instructions tested	Compliance conditions	Expected result
I-4.6.8.Compare.1 If one of the operands is a NaN, comparison result is set to reflect unordered		
fcmpu fcmpo	(FRA) is a NaN, or (FRB) is a NaN	FPCC = 0001
		CR _{4BF:4BF+3} = 0001
I-4.6.8.Compare.2 Comparison result is Le	ss Than	
fcmpu fcmpo	(FRA) and (FRB) are not NaNs	FPCC = 1000
	(FRA) < (FRB)	CR _{4BF:4BF+3} = 1000
I-4.6.8.Compare.3 Comparison result is Gr	eater Than	
fcmpu fcmpo	(FRA) and (FRB) are not NaNs	FPCC = 0100
	(FRA) > (FRB)	CR _{4BF:4BF+3} = 0100
I-4.6.8.Compare.4 Comparison result is Eq	uals	
fcmpu fcmpo	(FRA) and (FRB) are not NaNs	FPCC = 0010
	(FRA) = (FRB)	CR _{4BF:4BF+3} = 0010
I-4.6.8.Compare.5 Comparison of zeros wi	th opposite sign gives Equal result	
fcmpu fcmpo	(FRA) = 0	FPCC = 0010
	(FRB) = 0	CR _{4BF:4BF+3} = 0010
	(FRA) and (FRB) have opposite signs (i.e., they are +0 and 0)	
I-4.6.8.Compare.6 Comparison of +Infinity gives Equal result		
fcmpu fcmpo	(FRA) = +∞	FPCC = 0010

Instructions tested	Compliance conditions	Expected result
	(FRB) = +∞	CR _{4BF:4BF+3} = 0010
I-4.6.8.Compare.7 Comparison of Infinity gives Equal result		
fcmpu fcmpo	(FRA) = -∞	FPCC = 0010
	(FRB) = -∞	CR _{4BF:4BF+3} = 0010

5.9. Floating-Point Exceptions

Architecture sections:

I-4.4 Floating-Point Exceptions

Notes:

In this section, wherever intermediate results (before rounding) are mentioned, they can be regarded as having infinite precision and unbounded exponent range.

<u>Floating-point addition/subtraction instructions:</u> fadd[s][.] fsub[s][.] fmadd[s][.] fmsub[s][.] fnmadd[s][.]

Floating-point multiplication instructions: fmul[s][.] fmadd[s][.] fmsub[s][.] fnmadd[s][.] fnmadd[s][.]

<u>Floating-point conversion-to-integer instructions:</u> fctid[z][.] fctiw[z][.] fctidu[z][.] fctiwu[z][.]

Floating-point potentially overflowing/underflowing instructions: fdiv[s][.] fsqrt[s][.] fre[s][.] frsqte[s] [.] frsp[.] as well as the union of Floating-point addition/subtraction instructions and Floating-point multiplication instructions

<u>Floating-point potentially inexact instructions:</u> fdiv[s][.] fsqrt[s][.] frsp[.] fcfid[.] fcfidu[.] fcfidus[.] as well as the union of *Floating-point addition/subtraction instructions*, *Floating-point multiplication instructions*, and *Floating-point conversion-to-integer instructions*

<u>Floating-point potential-SNaN-operand instructions:</u> fdiv[s][.] fsqrt[s][.] fre[s][.] frsqrte[s][.] frip[.] frip[.] frip[.] friz[.] frim[.] fcmpu fcmpo as well as the union of *Floating-point addition/subtraction instructions*, Floating-point multiplication instructions, and Floating-point conversion-to-integer instructions

Floating-point multiply-add instructions: fmadd[s][.] fmsub[s][.] fnmadd[s][.] fnmsub[s][.]

5.9.1. Invalid Operation Exception

Architecture sections:

I-4.4.1Invalid Operation Exception

Scenario groups:

- Setting exception bits
- Keeping exception bits unchanged
- Actions taken when the exception is enabled
- Action taken when the exception is disabled

<u>Condition for Invalid Operation Exception (SNaN):</u> one of the operands of a floating-point operation is a Signaling NaN.

Condition for Invalid Operation Exception ($\infty - \infty$): magnitude subtraction of infinities occurs.

Condition for Invalid Operation Exception ($\infty \infty$): division of infinity by infinity occurs.

Condition for Invalid Operation Exception (0 0): division of zero by zero occurs.

Condition for Invalid Operation Exception (∞ 0): multiplication of infinity by zero occurs.

<u>Condition for Invalid Operation Exception (Invalid Compare)</u>: ordered comparison involving an SNaN when Invalid Operation is disabled, or involving a QNaN.

<u>Condition for Invalid Operation Exception (Invalid Square Root):</u> square root or reciprocal square root of a negative (and nonzero) number.

<u>Condition for Invalid Operation Exception (Invalid Integer Convert)</u>: integer convert involving a number too large in magnitude to be represented in the target format, or involving an infinity or a NaN.

5.9.1.1. Setting exception bits

Instructions tested	Compliance conditions	Expected result
I-4.4.1.Invalid.1 VXSNAN is set to 1 when one of the operands is an SNaN		
Floating-point potential-SNaN-operand instructions	Condition for Invalid Operation Exception (SNaN) occurs	VXSNAN = 1
I-4.4.1.Invalid.2 Add/subtract operations se	et VXISI to 1 when magnitude subtraction of	infinities occurs
Floating-point addition/ subtraction instructions	Condition for Invalid Operation Exception (∞ - ∞) occurs	VXISI = 1
I-4.4.1.Invalid.3 Division operations set VX	IDI to 1 when division of infinity by infinity oc	curs
fdiv[s][.]	Condition for Invalid Operation Exception $(\infty \infty)$ occurs	VXIDI = 1
I-4.4.1.Invalid.4 Division operations set VX	ZDZ to 1 when division of zero by zero occu	rs
fdiv[s][.]	Condition for Invalid Operation Exception (0 0) occurs	VXZDZ = 1
I-4.4.1.Invalid.5 Multiplication operations se	et VXIMZ to 1 when multiplication of infinity b	by zero occurs
Floating-point multiplication instructions	Condition for Invalid Operation Exception $(\infty \ 0)$ occurs	VXIMZ = 1
I-4.4.1.Invalid.6 Ordered comparison sets	VXVC to 1 when the comparison involves a	NaN
fcmpo	Condition for Invalid Operation Exception (Invalid Compare) occurs	VXVC = 1
I-4.4.1.Invalid.7 Square root operations set	t VXSQRT to 1 when applied to a negative n	onzero number
fsqrt[s][.] frsqrte[s][.]	Condition for Invalid Operation Exception (Invalid Square Root) occurs	VXSQRT = 1
I-4.4.1.Invalid.8 Integer conversion operati	ons set VXCVI to 1 when number is too large	e
Floating-point conversion-to-integer instructions	Integer conversion involving a number too large in magnitude to be represented in the target format occurs.	VXCVI = 1
I-4.4.1.Invalid.9 Integer conversion operations set VXCVI to 1 when conversion involves an infinity		
Floating-point conversion-to-integer instructions	Integer conversion involving an infinity occurs	VXCVI = 1
I-4.4.1.Invalid.10 Integer conversion operations set VXCVI to 1 when conversion involves a NaN		
Floating-point conversion-to-integer instructions	Integer conversion involving a NaN occurs	VXCVI = 1

5.9.1.2. Keeping exception bits unchanged

Instructions tested	Compliance conditions	Expected result
I-4.4.1.InvalidConst.1 VXSNAN is sticky		
Representative of Floating-point potential- SNaN-operand instructions	VXSNAN=1 before instruction execution	VXSNAN = 1
эмам-орегани тописнопо	Condition for Invalid Operation Exception (SNaN) does not occur	
I-4.4.1.InvalidConst.2 VXSNAN stays zero	when exception condition does not occur	
Representative of Floating-point potential- SNaN-operand instructions	VXSNAN=0 before instruction execution	VXSNAN = 0
Sivary operana instructions	Condition for Invalid Operation Exception (SNaN) does not occur	
I-4.4.1.InvalidConst.3 VXISI is sticky		
Representative of Floating-point addition/	VXISI = 1 before instruction execution	VXISI = 1
subtraction instructions	Condition for Invalid Operation Exception (∞ - ∞) does not occur	
I-4.4.1.InvalidConst.4 VXISI stays zero wh	en exception condition does not occur	
Representative of Floating-point addition/	VXISI = 0 before instruction execution	VXISI = 0
subtraction instructions	Condition for Invalid Operation Exception (∞ - ∞) does not occur	
I-4.4.1.InvalidConst.5 VXIDI is sticky		
Representative of:	VXIDI = 1 before instruction execution	VXIDI = 1
fdiv[s][.]	Condition for Invalid Operation Exception $(\infty \infty)$ does not occur	
I-4.4.1.InvalidConst.6 VXIDI stays zero wh	en exception condition does not occur	
Representative of:	VXIDI = 0 before instruction execution	VXIDI = 0
fdiv[s][.]	Condition for Invalid Operation Exception $(\infty \infty)$ does not occur	
I-4.4.1.InvalidConst.7 VXZDZ is sticky		
Representative of:	VXZDZ = 1 before instruction execution	VXZDZ = 1
fdiv[s][.]	Condition for Invalid Operation Exception (0 0) does not occur	
I-4.4.1.InvalidConst.8 VXZDZ stays zero w	hen exception condition does not occur	
Representative of:	VXZDZ = 0 before instruction execution	VXZDZ = 0
fdiv[s][.]	Condition for Invalid Operation Exception (0 0) does not occur	
I-4.4.1.InvalidConst.9 VXIMZ is sticky		
Representative of Floating-point multipli-	VXIMZ = 1 before instruction execution	VXIMZ = 1
cation instructions	Condition for Invalid Operation Exception $(\infty 0)$ does not occur	
I-4.4.1.InvalidConst.10 VXIMZ stays zero when exception condition does not occur		
Representative of Floating-point multipli-	VXIMZ = 0 before instruction execution	VXIMZ = 0
cation instructions	Condition for Invalid Operation Exception $(\infty 0)$ does not occur	
I-4.4.1.InvalidConst.11 VXVC is sticky		
fcmpo	VXVC = 1 before instruction execution	VXVC = 1
	Condition for Invalid Operation Exception (Invalid Compare) does not occur	
	<u> </u>	1

Instructions tested	Compliance conditions	Expected result	
I-4.4.1.InvalidConst.12 VXVC stays zero w	I-4.4.1.InvalidConst.12 VXVC stays zero when exception condition does not occur		
fcmpo	VXVC = 0 before instruction execution	VXVC = 0	
	Condition for Invalid Operation Exception (Invalid Compare) does not occur		
I-4.4.1.InvalidConst.13 VXSQRT is sticky			
Representative of:	VXSQRT = 1 before instruction execution	VXSQRT = 1	
fsqrt[s][.] frsqrte[s][.]	Condition for Invalid Operation Exception (Invalid Square Root) does not occur		
I-4.4.1.InvalidConst.14 VXSQRT stays zero	when exception condition does not occur		
Representative of:	VXSQRT = 0 before instruction execution	VXSQRT = 0	
fsqrt[s][.] frsqrte[s][.]	Condition for Invalid Operation Exception (Invalid Square Root) does not occur		
I-4.4.1.InvalidConst.15 VXCVI is sticky			
Representative of Floating-point conver-	VXCVI = 1 before instruction execution	VXCVI = 1	
sion-to-integer instructions	Condition for Invalid Operation Exception (Invalid Integer Convert) does not occur		
I-4.4.1.InvalidConst.16 VXCVI stays zero when exception condition does not occur			
Representative of Floating-point conversion-to-integer instructions	VXCVI = 0 before instruction execution Condition for Invalid Operation Exception	VXCVI = 0	
	(Invalid Integer Convert) does not occur		

5.9.1.3. Actions taken when the exception is enabled

Floating-point multiply-add instructions: fmadd[s][.] fmsub[s][.] fnmadd[s][.] fnmsub[s][.]

Floating round to integer instructions: frin[.] frip[.] friz[.] frim[.]

<u>Floating convert to integer instructions:</u> fctid[.] fctidz[.] fctiw[.] fctiwz[.] fctidu[.] fctidu[.] fctiwu[.] fctiwuz[.]

Instructions tested	Compliance conditions	Expected result	
I-4.4.1.VE1.1 The actions that will be taken	I-4.4.1.VE1.1 The actions that will be taken if the operation belongs to Floating-point multiply-add instructions		
Floating-point multiply-add instructions	FPSCR _{VE} = 1	Target FPR of the instruction is unchanged	
	FPSCR _{VXSNAN} = 1, or FPSCR _{VXISI} = 1, or	FPSCR _{FI} = 0	
	FPSCR _{VXIMZ} = 1	FPSCR _{FR} = 0	
		FPSCR _{FPRF} is unchanged	
I-4.4.1.VE1.2 The actions that will be taken if the operation includes Square Root			
fsqrt[s][.]	FPSCR _{VE} = 1	Target FPR of the instruction is unchanged	
frsqrte[s][.]	FPSCR _{VXSNAN} = 1, or FPSCR _{VXSQRT} = 1	FPSCR _{FI} = 0	
		FPSCR _{FR} = 0	
		FPSCR _{FPRF} is unchanged	
I-4.4.1.VE1.3 The actions that will be taken if the operation includes rounding or reciprocal estimate			
Floating round to integer instructions	FPSCR _{VE} = 1	Target FPR of the instruction is unchanged	
frsp[.]	FPSCR _{VXSNAN} = 1	FPSCR _{FI} = 0	

Instructions tested	Compliance conditions	Expected result
fre[s][.]		FPSCR _{FR} = 0
		FPSCR _{FPRF} is unchanged
I-4.4.1.VE1.4 The actions that will be taken	if the operation belongs to Floating convert	to integer instructions
Floating convert to integer instructions	FPSCR _{VE} = 1	Target FPR of the instruction is unchanged
	FPSCR _{VXSNAN} = 1, or FPSCR _{VXCVI} = 1	FPSCR _{FI} = 0
		FPSCR _{FR} = 0
		FPSCR _{FPRF} is unchanged
I-4.4.1.VE1.5 The actions that will be taken	n if it is divide operation	
fdiv[s][.]	FPSCR _{VE} = 1	Target FPR of the instruction is unchanged
	FPSCR _{VXSNAN} = 1, or FPSCR _{VXIDI} = 1, or	FPSCR _{FI} = 0
	FPSCR _{VXZDZ} = 1	FPSCR _{FR} = 0
		FPSCR _{FPRF} is unchanged
I-4.4.1.VE1.6 The actions that will be taken	n if it is multiplication operation	
fmul[s][.]	FPSCR _{VE} = 1	Target FPR of the instruction is unchanged
	FPSCR _{VXSNAN} = 1, or FPSCR _{VXIMZ} = 1	FPSCR _{FI} = 0
		FPSCR _{FR} = 0
		FPSCR _{FPRF} is unchanged
I-4.4.1.VE1.7 The actions that will be taken	if it is add/subtract operation	
fadd[s][.]	FPSCR _{VE} = 1	Target FPR of the instruction is unchanged
fsub[s][.]	FPSCR _{VXSNAN} = 1, or FPSCR _{VXISI} = 1	FPSCR _{FI} = 0
		FPSCR _{FR} = 0
		FPSCR _{FPRF} is unchanged
I-4.4.1.VE1.8 The actions that will be taken	if the operation is compare unordered	
fcmpu	FPSCR _{VE} = 1	FPSCR _{FI} is unchanged
	FPSCR _{VXSNAN} =1	FPSCR _{FR} is unchanged
		FPSCR _C is unchanged
		FPSCR _{FPCC} is set to reflect unordered
I-4.4.1.VE1.9 The actions that will be taken	n if the operation is compare ordered	
fcmpo	FPSCR _{VE} = 1	FPSCR _{FI} is unchanged
	FPSCR _{VXSNAN} =1	FPSCR _{FR} is unchanged
	Or FPSCR _{VXVC} = 1	FPSCR _C is unchanged
		FPSCR _{FPCC} is set to reflect unordered
I-4.4.1.VE1.10 The actions that will be taken if an <i>mtfsfi</i> , <i>mtfsf</i> , or <i>mtfsb1</i> instruction is executed that sets FPSCR _{VXSOFT} to 1		
mtfsfi mtfsf mtfsb1	FPSCR _{VE} = 1	FPSCR is set as specified in the instruction description
	FPSCR _{VXSOFT} = 1	

5.9.1.4. Action taken when the exception is disabled

Floating round to integer instructions: frin[.] frip[.] friz[.] frim[.]

Floating-point multiply-add instructions: fmadd[s][.] fmsub[s][.] fnmadd[s][.] fnmsub[s][.]

April 7, 2020

Convert to 32-bit integer instructions: fctiw[.] fctiwz[.] fctiwu[.] fctiwuz[.]

Convert to 64-bit integer instructions: fctid[.] fctidz[.] fctiduz[.]

Instructions tested	Compliance conditions	Expected result
I-4.4.1.VE0.1 The actions that will be taken	if the operation belongs to Floating-point m	ultiply-add instructions
Floating-point multiply-add instructions	FPSCR _{VE} = 0	Target FPR is set to a QNaN
	FPSCR _{VXSNAN} = 1, or FPSCR _{VXISI} = 1, or	FPSCR _{FI} = 0
	FPSCR _{VXIMZ} = 1	FPSCR _{FR} = 0
		FPSCR _{FPRF} is set to indicate the class of the result (QNaN)
I-4.4.1.VE0.2 The actions that will be taken	if the operation includes Square Root	
fsqrt[s][.]	FPSCR _{VE} = 0	Target FPR is set to a QNaN
frsqrte[s][.]	$FPSCR_{VXSNAN} = 1, \text{ or } FPSCR_{VXSQRT} = 1$	FPSCR _{FI} = 0
		FPSCR _{FR} = 0
		FPSCR _{FPRF} is set to indicate the class of the result (QNaN)
I-4.4.1.VE0.3 The actions that will be taken	'	
fdiv[s][.]	FPSCR _{VE} = 0	Target FPR is set to a QNaN
	$FPSCR_{VXSNAN} = 1$, or $FPSCR_{VXIDI} = 1$, or $FPSCR_{VXZDZ} = 1$	FPSCR _{FI} = 0
	T F SCHVXZDZ - I	FPSCR _{FR} = 0
		FPSCR _{FPRF} is set to indicate the class of the result (QNaN)
I-4.4.1.VE0.4 The actions that will be taken	if it is multiplication operation	
fmul[s][.]	FPSCR _{VE} = 0	Target FPR is set to a QNaN
	$FPSCR_{VXSNAN} = 1, \text{ or } FPSCR_{VXIMZ} = 1$	FPSCR _{FI} = 0
		FPSCR _{FR} = 0
		FPSCR _{FPRF} is set to indicate the class of the result (QNaN)
I-4.4.1.VE0.5 The actions that will be taken	if it is add/subtract operation	
fadd[s][.]	FPSCR _{VE} = 0	Target FPR is set to a QNaN
fsub[s][.]	FPSCR _{VXSNAN} = 1, or FPSCR _{VXISI} = 1	FPSCR _{FI} = 0
		FPSCR _{FR} = 0
		FPSCR _{FPRF} is set to indicate the class of the result (QNaN)
I-4.4.1.VE0.6 The actions that will be taken	if the operation is floating round to single-p	recision or reciprocal estimate
frsp[.]	FPSCR _{VE} = 0	Target FPR is set to a QNaN
fre[s][.]	FPSCR _{VXSNAN} = 1	FPSCR _{FI} = 0
		FPSCR _{FR} = 0
		FPSCR _{FPRF} is set to indicate the class of the result (QNaN)
I-4.4.1.VE0.7 The actions that will be taken	if the operation is an Floating round to integ	ger instruction
Floating round to integer instructions	FPSCR _{VE} = 0	FPSCR _{FI} = 0
	FPSCR _{VXSNAN} = 1	FPSCR _{FR} = 0

Instructions tested	Compliance conditions	Expected result
		FPSCR _{FPRF} is set to indicate the sign and class of the result
I-4.4.1.VE0.8 The actions that will be taken if the operation is <i>Convert to 64-bit integer instruction</i> and the source register FRB is a positive number or $+\infty$		
Convert to 64-bit integer instruction	FPSCR _{VE} = 0	FRT is set to the most positive 64-bit integer
	$ FPSCR_{VXSNAN} = 1, \text{ or } FPSCR_{VXCVI} = 1$	FPSCR _{FI} = 0
	FRB is positive number or +∞	FPSCR _{FR} = 0
		FPSCR _{FPRF} is undefined
I-4.4.1.VE0.9 The actions that will be take negative number or $-\infty$, or NaN	n if the operation is Convert to 64-bit integer	instruction and the source register FRB is a
Convert to 64-bit integer instruction	FPSCR _{VE} = 0	FRT is set to the most negative 64-bit integer
	FPSCR _{VXSNAN} = 1, or FPSCR _{VXCVI} = 1 FRB is a negative number, -∞, or NaN	FPSCR _{FI} = 0
	The is a negative number, as, or real	FPSCR _{FR} = 0
		FPSCR _{FPRF} is undefined
I-4.4.1.VE0.10 The actions that will be tak positive number or $+\infty$	en if the operation is Convert to 32-bit intege	er instruction and the source register FRB is a
Convert to 32-bit integer instruction	FPSCR _{VE} = 0	FRT _{0:31} = undefined
	FPSCR _{VXSNAN} = 1, or FPSCR _{VXCVI} = 1	FRT _{32:63} is set to the most positive 32-bit integer
	FRB is positive number or +∞	FPSCR _{FI} = 0
		FPSCR _{FR} = 0
		FPSCR _{FPRF} is undefined
I-4.4.1.VE0.11 The actions that will be taken negative number or -∞, or NaN	en if the operation is Convert to 32-bit intege	er instruction and the source register FRB is a
Convert to 32-bit integer instruction	FPSCR _{VE} = 0	FRT _{0:31} = undefined
	FPSCR _{VXSNAN} = 1, or FPSCR _{VXCVI} = 1	FRT _{32:63} is set to the most negative 32-bit integer
	FRB is a negative number, -∞, or NaN	FPSCR _{FI} = 0
		FPSCR _{FR} = 0
		FPSCR _{FPRF} is undefined
I-4.4.1.VE0.12 The actions that will be tak	en if the operation is compare ordered	TIM
fcmpo	FPSCR _{VE} = 0	FPSCR _{FI} is unchanged
	FPSCR _{VXSNAN} =1 or FPSCR _{VXVC} = 1	FPSCR _{FR} is unchanged
		FPSCR _C is unchanged
		FPSCR _{FPCC} is set to reflect unordered
I-4.4.1.VE0.13 The actions that will be taken if the operation is compare unordered		
Fcmpu	FPSCR _{VE} = 0	FPSCR _{FI} is unchanged
	FPSCR _{VXSNAN} =1	FPSCR _{FR} is unchanged
		FPSCR _C is unchanged
		FPSCR _{FPCC} is set to reflect unordered
I-4.4.1.VE0.14 The actions that will be tak	en if an <i>mtfsfi, mtfsf,</i> or <i>mtfsb1</i> instruction is	executed that sets FPSCR _{VXSOFT} to 1

Instructions tested	Compliance conditions	Expected result
mtfsfi mtfsf mtfsb1	FPSCR _{VE} = 0	FPSCR is set as specified in the instruction description
	FPSCR _{VXSOFT} = 1	La contraction of the contractio

5.9.2. Zero Divide Exception

Architecture sections:

I-4.4.2 Zero Divide Exception

Scenario groups:

- Setting exception bit ZX
- Actions taken when the exception is enabled
- Action taken when the exception is disabled

<u>Condition for Zero Divide Exception for divide instructions:</u> zero divisor value and finite nonzero dividend value.

Condition for Zero Divide Exception for reciprocal estimate instructions: operand value of zero

5.9.2.1. Setting exception bit ZX

Instructions tested	Compliance conditions	Expected result	
I-4.4.2.ZeroDiv.1 Divide instructions set ZX to 1 when division by zero occurs			
fdiv[s][.] fre[s][.] frsqrte[s][.]	Condition for Zero Divide Exception for divide instructions occurs	ZX = 1	
I-4.4.2.ZeroDiv.2 ZX is sticky divide instruc	tions		
Representative of:	ZX=1 before instruction execution	ZX = 1	
fdiv[s][.] fre[s][.] frsqrte[s][.]	Condition for Zero Divide Exception for divide instructions does not occur		
I-4.4.2.ZeroDiv.3 ZX stays zero when exce	ption condition does not occur divide instru	ictions	
Representative of:	ZX=0 before instruction execution	ZX = 0	
fdiv[s][.] fre[s][.] frsqrte[s][.]	Condition for Zero Divide Exception for divide instructions does not occur		
I-4.4.2.ZeroDiv.4 Reciprocal estimate instru	I-4.4.2.ZeroDiv.4 Reciprocal estimate instructions set ZX to 1 when operand is zero		
fres[.] frsqrte[.]	Condition for Zero Divide Exception for reciprocal estimate instructions occurs	ZX = 1	
I-4.4.2.ZeroDiv.5 ZX is sticky reciprocal est	imate instructions		
Representative of:	ZX=1 before instruction execution	ZX = 1	
fres[.] frsqrte[.]	Condition for Zero Divide Exception for reciprocal estimate instructions does not occur		
I-4.4.2.ZeroDiv.6 ZX stays zero when exception condition does not occur reciprocal estimate instructions			
Representative of:	ZX=0 before instruction execution	ZX = 0	
fres[.] frsqrte[.]	Condition for Zero Divide Exception for reciprocal estimate instructions does not occur		

5.9.2.2. Actions taken when the exception is enabled

Instructions tested	Compliance conditions	Expected result
I-4.4.2.ZE1.1 The actions taken when a Divide instruction or fre[s][.] or frsqrte[s][.] causes a Zero Divide Exception and the Zero Divide Exception is enabled		
fdiv[s][.]	FPSCR _{ZE} = 1	The target register FPR is unchanged
fre[s][.] or frsqrte[s][.]	FPSCR _{ZX} = 1	FPSCR _{FI} = 0
		FPSCR _{FR} = 0
		FPSCR _{FPRF} is unchanged

5.9.2.3. Action taken when the exception is disabled

Instructions tested	Compliance conditions	Expected result
I-4.4.2.ZE0.1 The actions taken when a Divide instruction or fre[s][.] or frsqrte[s][.] causes a Zero Divide Exception and the Zero Divide Exception is disabled, in case the sign of the XOR between the operands is positive		
fdiv[s][.]	FPSCR _{ZE} = 0	The target register FPR is set to +∞
fre[s][.] or frsqrte[s][.]	FPSCR _{ZX} = 1	FPSCR _{FI} = 0
	XOR between the operands is positive	FPSCR _{FR} = 0
		FPSCR _{FPRF} is set to indicate the class and sign of +∞
I-4.4.2.ZE0.2 The actions taken when a Divide instruction or fre[s][.] or frsqrte[s][. causes a Zero Divide Exception and the Zero Divide Exception is disabled, in case the sign of the XOR between the operands is negative		
fdiv[s][.]	FPSCR _{ZE} = 0	The target register FPR is set to -∞
fre[s][.] or frsqrte[s][.]	FPSCR _{ZX} = 1	FPSCR _{FI} = 0
	XOR between the operands is negative	FPSCR _{FR} = 0
		FPSCR _{FPRF} is set to indicate the class and sign of $-\infty$

5.9.3. Overflow Exception

Architecture sections:

I-4.4.3 Overflow Exception

Scenario groups:

- Setting exception bit OX
- Actions taken when the exception is enabled
- Action taken when the exception is disabled

<u>Condition for Overflow Exception:</u> the magnitude of what would have been the rounded result if the exponent range were unbounded exceeds that of the largest finite number of the specified result precision

5.9.3.1. Setting exception bit OX

Instructions tested	Compliance conditions	Expected result
I-4.4.3.Over.1 OX is set to 1 when overflow	occurs	
Floating-point potentially overflow- ing/underflowing instructions	Condition for Overflow Exception occurs	OX = 1

Instructions tested	Compliance conditions	Expected result	
I-4.4.3.Over.2 For multiply-add instructions, OX is set based on the final result of the operation, and not on the result of the multiplication			
Floating-point multiply-add instructions	Condition for Overflow Exception occurs for the result of the multiplication Condition for Overflow Exception does not occur for the final result	OX = 0	
I-4.4.3.Over.3 OX is sticky	I-4.4.3.Over.3 OX is sticky		
Representative of Floating-point potential- ly overflowing/underflowing instructions	OX=1 before instruction execution Condition for Overflow Exception does not occur	OX = 1	
I-4.4.3.Over.4 OX stays zero when exception condition does not occur			
Representative of Floating-point potential- ly overflowing/underflowing instructions	OX=0 before instruction execution Condition for Overflow Exception does not occur	OX = 0	

5.9.3.2. Actions taken when the exception is enabled

<u>Single-precision arithmetic instructions:</u> fadds[.] fsubs[.] fmuls[.] fdivs[.] fsqrts[.] fres[.] fres[.] fres[.] fmadds[.] fmsubs[.] fmsubs[.]

<u>Double-precision arithmetic instructions:</u> fadd[.] fsub[.] fmul[.] fdiv[.] fsqrt[.] fre[.] frsqrte[.] fmadd[.] fmsub[.] fnmadd[.] fnmsub[.]

erflow exception occurs and the Ove $R_{OX} = 1$ $R_{OE} = 1$	The exponent of the normalized intermediate result is adjusted by subtracting 1536
arflow exception occurs and the Ove	Target FPR = adjusted rounded result FPSCR _{FPRF} is set to indicate the class and sign of the result (normalized number)
nd to Single-Precision instruction	Thow Exception is enabled for single
$R_{OX} = 1$ $R_{OE} = 1$	The exponent of the normalized intermediate result is adjusted by subtracting 192 Target FPR = adjusted rounded result FPSCR _{FPRF} is set to indicate the class and sign of the result (normalized number)
1	R _{OX} = 1

5.9.3.3. Action taken when the exception is disabled

Floating-point potentially overflowing instructions: fadd[s][.] fsub[s][.] fmul[s][.] fdiv[s][.] fsqrt[s][.] fre[s] [.] frsqrte[s][.] fmadd[s][.] fmadd[s][.] fmsub[s][.] fmsub[s][.] fmsub[s][.] fmsub[s][.]

Instructions tested	Compliance conditions	Expected result
I-4.4.3.OE0.1 The actions to be taken when an overflow exception occurs and the Overflow Exception is disabled in case round mode is Round to Nearest and positive result		
Floating-point potentially overflowing instructions	FPSCR _{OX} = 1	FPSCR _{XX} = 1
Instructions	FPSCR _{OE} = 0	(FPR) = +∞
	Round mode is Round to Nearest	FPSCR _{FR} is undefined

Instructions tested	Compliance conditions	Expected result	
	Positive overflow	FPSCR _{FI} = 1	
		FPSCR _{FPRF} is set to indicate +infinity	
-4.4.3.OE0.2 The actions to be taken when an overflow exception occurs and the Overflow Exception is disabled in case round mode is Round to Nearest and negative result			
Floating-point potentially overflowing instructions	FPSCR _{OX} = 1	FPSCR _{XX} = 1	
IIISII UCIIOTIS	FPSCR _{OE} = 0	(FPR) = -∞	
	Round mode is Round to Nearest	FPSCR _{FR} is undefined	
	Negative overflow	FPSCR _{FI} = 1	
		FPSCR _{FPRF} is set to indicate infinity	
I-4.4.3.OE0.3 The actions to be taken who mode is Round toward Zero and positive	en an overflow exception occurs and the Ove result	rflow Exception is disabled in case round	
Floating-point potentially overflowing	FPSCR _{OX} = 1	FPSCR _{XX} = 1	
instructions	FPSCR _{OE} = 0	(FPR) = +(format largest finite number)	
	Round mode is Round toward Zero	FPSCR _{FR} is undefined	
	Positive overflow	FPSCR _{FI} = 1	
		FPSCR _{FPRF} is set to indicate +Normal Number	
I-4.4.3.OE0.4 The actions to be taken who mode is Round toward Zero and negative	en an overflow exception occurs and the Ove result	rflow Exception is disabled in case round	
Floating-point potentially overflowing	FPSCR _{OX} = 1	FPSCR _{XX} = 1	
instructions	FPSCR _{OE} = 0	(FPR) = -(format largest finite number)	
	Round mode is Round toward Zero	FPSCR _{FR} is undefined	
	Negative overflow	FPSCR _{FI} = 1	
		FPSCR _{FPRF} is set to indicate -Normal Number	
I-4.4.3.OE0.5 The actions to be taken who mode is Round toward + Infinity with negative states.	en an overflow exception occurs and the Ove	rflow Exception is disabled in case round	
Floating-point potentially overflowing	FPSCR _{OX} = 1	FPSCR _{XX} = 1	
instructions	FPSCR _{OE} = 0	(FPR) = formats most negative finite	
	Round mode is Round toward + Infinity	number	
	Negative overflow	FPSCR _{FR} is undefined	
		FPSCR _{FI} = 1	
		FPSCR _{FPRF} is set to indicate -Normal Number	
I-4.4.3.OE0.6 The actions to be taken wh mode is Round toward + Infinity with posi	en an overflow exception occurs and the Ove tive overflow	rflow Exception is disabled in case round	
Floating-point potentially overflowing instructions	FPSCR _{OX} = 1	FPSCR _{XX} = 1	
เหอแนบแบกอ	FPSCR _{OE} = 0	(FPR) = +infinity	
	Round mode is Round toward + Infinity	FPSCR _{FR} is undefined	
	Positive overflow	FPSCR _{FI} = 1	
		FPSCR _{FPRF} is set to indicate +infinity	
I-4.4.3.OE0.7 The actions to be taken whomode is Round toward Infinity with negati	en an overflow exception occurs and the Ove ve overflow	rflow Exception is disabled in case round	

Instructions tested	Compliance conditions	Expected result
Floating-point potentially overflowing	FPSCR _{OX} = 1	FPSCR _{XX} = 1
instructions	FPSCR _{OE} = 0	(FPR) = -infinity
	Round mode is Round toward Infinity	FPSCR _{FR} is undefined
	Negative overflow	FPSCR _{FI} = 1
		FPSCR _{FPRF} is set to indicate infinity
I-4.4.3.OE0.8 The actions to be taken when an overflow exception occurs and the Overflow Exception is disabled in case round mode is Round toward Infinity with positive overflow		
Floating-point potentially overflowing instructions	FPSCR _{OX} = 1	FPSCR _{XX} = 1
	FPSCR _{OE} = 0	(FPR) = formats largest finite number
	Round mode is Round toward Infinity	FPSCR _{FR} is undefined
	Positive overflow	FPSCR _{FI} = 1
		FPSCR _{FPRF} is set to indicate +Normal Number

5.9.4. Underflow Exception

Architecture sections:

I-4.4.4 Underflow Exception

Scenario groups:

- Setting exception bit UX
- · Actions taken when the exception is enabled
- Action taken when the exception is disabled

<u>Condition for enabled Underflow Exception:</u> intermediate result is Tiny (detected before rounding, when a nonzero intermediate result would be less in magnitude than the smallest normalized number)

<u>Condition for disabled Underflow Exception:</u> intermediate result is Tiny (see above) and there is Loss of Accuracy (the delivered result value differs from the intermediate result)

5.9.4.1. Setting exception bit UX

Instructions tested	Compliance conditions	Expected result
I-4.4.4.Under.1 UX is set to 1 when underfle	ow occurs and Underflow Exception is enab	led
Floating-point potentially overflow- ing/underflowing instructions	UE = 1 Condition for enabled Underflow Exception occurs	UX = 1
I-4.4.4.Under.2 For multiply-add instructions, UX is set based on the final result of the operation, and not on the result of the multiplication with enabled Underflow Exception		
Floating-point multiply-add instructions	UE = 1 Condition for enabled Underflow Exception occurs for the result of the multiplication Condition for enabled Underflow Exception does not occur for the final result	UX = 0

Instructions tested	Compliance conditions	Expected result
-4.4.4.Under.3 UX is sticky enabled Underflow Exception		
Representative of Floating-point potentially overflowing/underflowing instructions	UE = 1	UX = 1
	UX=1 before instruction execution	
	Condition for enabled Underflow Exception does not occur	
I-4.4.4.Under.4 UX stays zero when except	tion condition does not occur enabled Unde	erflow Exception
Representative of Floating-point potential-	UE = 1	UX = 0
ly overflowing/underflowing instructions	UX=0 before instruction execution	
	Condition for enabled Underflow Exception does not occur	
I-4.4.4.Under.5 UX is set to 1 when underflo	ow occurs and Underflow Exception is disab	oled
Floating-point potentially overflow-	UE = 0	UX = 1
ing/underflowing instructions	Condition for disabled Underflow Exception occurs	
I-4.4.4.Under.6 For multiply-add instruction multiplication with disabled Underflow Exce	s, UX is set based on the final result of the o	operation, and not on the result of the
Floating-point multiply-add instructions	UE = 0	UX = 0
	Condition for disabled Underflow Exception occurs for the result of the multiplication Condition for disabled Underflow	
	Exception does not occur for the final result	
I-4.4.4.Under.7 UX is sticky disabled Under	flow exception	
Representative of Floating-point potentially overflowing/underflowing instructions	UE = 0 UX=1 before instruction execution	UX = 1
	Condition for disabled Underflow Exception does not occur	
I-4.4.4.Under.8 UX stays zero when exception condition does not occur disabled Underflow exception		
Representative of Floating-point potential-	UE = 0	UX = 0
ly overflowing/underflowing instructions	UX=0 before instruction execution	
	Condition for disabled Underflow Exception does not occur	
I-4.4.4.Under.9 If Underflow Exception is enabled, UX is set to 1 when result is Tiny, even if no loss of accuracy occurs		
Representative of Floating-point potential-	UE = 1	UX = 1
ly overflowing/underflowing instructions	Intermediate result is Tiny	
	The delivered result is the same as the intermediate result	

5.9.4.2. Actions taken when the exception is enabled

single-precision arithmetic instructions: fadds[.] fsubs[.] fmuls[.] fdivs[.] fsqrts[.] fres[.] fres[.] fmadds[.] fmsubs[.] fmsubs[.]

 $\underline{double\text{-}precision\ arithmetic\ instructions:}}\ fadd[.]\ fsub[.]\ fmul[.]\ fdiv[.]\ fsqrt[.]\ fre[.]\ frsqrte[.]\ fmadd[.]\ fmsub[.]\ fnmsub[.]$

Instructions tested	Compliance conditions	Expected result	
I-4.4.4.UE1.1 The actions to be taken when an underflow exception occurs and the underflow Exception is enabled for <i>double-precision arithmetic instructions</i>			
double-precision arithmetic instructions	FPSCR _{UX} = 1 FPSCR _{UE} = 1	The exponent of the normalized intermediate result is adjusted by adding 1536 (target FPR) = the adjusted rounded result FPSCR _{FPRF} indicates the class and sign of the result (normalized number)	
I-4.4.4.UE1.2 The actions to be taken whe precision arithmetic instructions	I-4.4.4.UE1.2 The actions to be taken when an underflow exception occurs and the underflow Exception is enabled for single-precision arithmetic instructions		
single-precision arithmetic instructions	FPSCR _{UX} = 1 FPSCR _{UE} = 1	The exponent of the normalized intermediate result is adjusted by adding 192 (target FPR) = the adjusted rounded result FPSCR _{FPRF} indicates the class and sign of the result (normalized number)	
I-4.4.4.UE1.3 The actions to be taken when an underflow exception occurs and the underflow Exception is enabled for round to single-precision instruction			
frsp[.]	FPSCR _{UX} = 1	(target FPR) =the adjusted rounded result	
	FPSCR _{UE} = 1	FPSCR _{FPRF} indicates the class and sign of the result (normalized number)	

5.9.4.3. Action taken when the exception is disabled

<u>Floating-point potentially underflowing instructions:</u> fadd[s][.] fsub[s][.] fmul[s][.] fdiv[s][.] fsqrt[s][.] fregs[.] fmadd[s][.] fmadd

Instructions tested	Compliance conditions	Expected result
I-4.4.4.UE0.1 The actions to be taken when an underflow exception occurs and the underflow Exception is disabled		
Floating-point potentially underflowing instructions	FPSCR _{UX} = 1	(target FPR) = rounded result
	02	FPSCR _{FPRF} indicates the class and sign of the result

5.9.5. Inexact Exception

Architecture sections:

• I-4.4.5 Inexact Exception

Scenario groups:

- Setting exception bit XX
- · Actions taken when Inexact Exception occurs

Condition for Inexact Exception due to rounding:

- The rounded result differs from the intermediate result
- No enabled Overflow or Underflow exception occurs

Condition for Inexact Exception due to overflow:

- · The rounded result overflows
- Overflow Exception is disabled

5.9.5.1. Setting exception bit XX

Instructions tested	Compliance conditions	Expected result	
I-4.4.5.Inexact.1 XX is set to 1 when round	I-4.4.5.Inexact.1 XX is set to 1 when rounded result differs from intermediate result		
Floating-point potentially inexact instructions	Condition for Inexact Exception due to rounding occurs	XX = 1	
I-4.4.5.Inexact.2 XX is set to 1 when round	ed result overflows and Overflow Exception	is disabled	
Floating-point potentially inexact instructions	Condition for Inexact Exception due to overflow occurs	XX = 1	
I-4.4.5.Inexact.3 XX is sticky	I-4.4.5.Inexact.3 XX is sticky		
Representative of Floating-point potential- ly inexact instructions	XX=1 before instruction execution Condition for Inexact Exception due to rounding does not occur Condition for Inexact Exception due to overflow does not occur	XX = 1	
I-4.4.5.Inexact.4 XX stays zero when except	tion condition does not occur		
Representative of Floating-point potentially inexact instructions	XX=0 before instruction execution Condition for Inexact Exception due to rounding does not occur Condition for Inexact Exception due to overflow does not occur	XX = 0	

5.9.5.2. Actions taken when Inexact Exception occurs

Floating-point potentially inexact instructions: fadd[s][.] fsub[s][.] fmul[s][.] fdiv[s][.] fsqrt[s][.] frsp[.] fcfid[.] fmadd[s][.] fmsub[s][.] fnmsub[s][.] fctid[.] fctid[.] fctid[.] fctid[.] fctidu[.] f

Instructions tested	Compliance conditions	Expected result
I-4.4.5.XX.1 The actions to be taken when	an inexact exception occurs	
Floating-point potentially inexact instruc- tions	FPSCR _{XX} = 1	(target FPR) = rounded or overflowed result FPSCR _{FPRF} indicates the class and sign of the result

5.9.6. Combinations of exceptions

Architecture sections:

• I-4.4 Floating-Point Exceptions

Scenario groups:

- Cases where two exceptions can occur
- Setting Inexact Exception when enabled Overflow/Underflow Exception occurs

5.9.6.1. Cases where two exceptions can occur

Instructions tested	Compliance conditions	Expected result
$ I-4.4.Combine.1 Multiply-Add instructions may set both Invalid Operation Exception (SNaN) and Invalid Operation Exception (\infty 0) $		
Representative of Floating-point multiply- add instructions	Condition for Invalid Operation Exception (SNaN) occurs	VXSNAN = 1

Instructions tested	Compliance conditions	Expected result	
	Condition for Invalid Operation Exception $(\infty \ 0)$ occurs	VXIMZ = 1	
I-4.4.Combine.2 Compare Ordered instruct (Invalid Compare)	tions may set both Invalid Operation Excepti	on (SNaN) and Invalid Operation Exception	
fcmpo	Condition for Invalid Operation Exception	VXSNAN = 1	
	(SNaN) occurs	VXVC = 1	
	Condition for Invalid Operation Exception (Invalid Compare) occurs		
I-4.4.Combine.3 Convert to Integer instructions may set both Invalid Operation Exception (SNaN) and Invalid Operation Exception (Invalid Integer Convert)			
Representative of Floating-point conver-	Condition for Invalid Operation Exception	VXSNAN = 1	
sion-to-integer instructions	(SNaN) occurs	VXCVI = 1	
	Condition for Invalid Operation Exception (Invalid Integer Convert) occurs		

5.9.6.2. Setting Inexact Exception when enabled Overflow/Underflow Exception occurs

<u>Floating-point potentially inexact and overflowing/underflowing instructions:</u> the intersection of Floating-point potentially inexact instructions and Floating-point potentially overflowing/underflowing instructions

Instructions tested	Compliance conditions	Expected result	
I-4.4.CombineInexact.1 Inexact Exception with enabled Overflow Exception, when rounding changes the significand			
Representative of Floating-point potentially inexact and overflowing/underflowing instructions	Significands of the rounded and intermediate results differ Condition for Overflow Exception occurs OE=1	XX=1	
I-4.4.CombineInexact.2 Inexact Exception	with enabled Overflow Exception, when rour	nding does not change the significand	
Representative of Floating-point potentially inexact and overflowing/underflowing instructions	The rounded and intermediate results differ The significands of the rounded and	XX=0	
	intermediate results are equal		
	Condition for Overflow Exception occurs		
	OE=1		
I-4.4.CombineInexact.3 Inexact Exception	with enabled Underflow Exception, when rou	unding changes the significand	
Representative of Floating-point potential- ly inexact and overflowing/underflowing instructions	Significands of the rounded and intermediate results differ	XX=1	
III STI UCIONS	Condition for enabled Underflow Exception occurs		
	UE=1		
I-4.4.CombineInexact.4 Inexact Exception	with enabled Underflow Exception, when rou	unding does not change the significand	
Representative of Floating-point potential- ly inexact and overflowing/underflowing instructions	The rounded and intermediate results differ	XX=0	
III GOLOTIS	The significands of the rounded and intermediate results are equal		
	Condition for enabled Underflow Exception occurs		

Instructions tested	Compliance conditions	Expected result
	UE=1	

5.9.7. Setting the exception summary bits

Architecture sections:

• I-4.2.2 Floating-Point Status and Control Register

Instructions tested	Compliance conditions	Expected result
I-4.2.2.ExSum.1 FX is set to 1 if any exception occurs		
Representative floating-point instruction	Any exception occurs (one or more)	FX=1
I-4.2.2.ExSum.2 FX is sticky		
Representative floating-point instruction	FX = 1 before instruction execution	FX=1
	No exception occurs	
I-4.2.2.ExSum.3 FX stays zero when no ex	ceptions occur	
Representative floating-point instruction	FX = 0 before instruction execution	FX=0
	No exception occurs	
I-4.2.2.ExSum.4 FEX is set to 1 if any enal	oled exception occurs	
Representative floating-point instruction	Any enabled exception occurs (one or more)	FEX=1
I-4.2.2.ExSum.5 FEX is not sticky		
Representative floating-point instruction	FEX = 1 before instruction execution	FEX=0
	No enabled exception occurs	
I-4.2.2.ExSum.6 FEX stays zero when no	enabled exceptions occur	
Representative floating-point instruction	FEX = 0 before instruction execution	FEX=0
	No enabled exception occurs	
	Any disabled exception occurs (one or more)	
I-4.2.2.ExSum.7 VX is set to 1 if any Invalid	Operation exception occurs	
Representative floating-point instruction	Any Invalid Operation exception occurs (one or more)	VX=1
I-4.2.2.ExSum.8 VX is not sticky		
Representative floating-point instruction	VX = 1 before instruction execution	VX=0
	No Invalid Operation exception occurs	
I-4.2.2.ExSum.9 VX stays zero when no In	valid Operation exception occurs	
Representative floating-point instruction	VX = 0 before instruction execution	VX=0
	No Invalid Operation exception occurs	

5.9.8. Floating-point exception modes

Architecture sections:

I-4.4 Floating-Point Exceptions

Instructions tested	Compliance conditions	Expected result
I-4.4.ExMode.1 Floating-point exception mode Ignore Exceptions		

Instructions tested	Compliance conditions	Expected result		
Representative floating-point instruction	MSR _{FE0} = 0 MSR _{FE1} = 0 Some enabled floating-point exception occurs	Ignore Exceptions Mode: the system floating-point enabled error handler is not invoked		
I-4.4.ExMode.2 Floating-point exception m	node Imprecise Nonrecoverable Mode			
Representative floating-point instruction	MSR _{FE0} = 0 MSR _{FE1} = 1 Some enabled floating-point exception occurs	Imprecise Nonrecoverable Mode: The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception, in nonrecoverable mode		
I-4.4.ExMode.3 Floating-point exception mode Imprecise Recoverable Mode				
Representative floating-point instruction	MSR _{FE0} = 1 MSR _{FE1} = 0 Some enabled floating-point exception occurs	Imprecise Recoverable Mode: the system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception, in recoverable mode		
I-4.4.ExMode.4 Floating-point exception m	I-4.4.ExMode.4 Floating-point exception mode Precise Mode			
Representative floating-point instruction	$MSR_{FE0} = 1$ $MSR_{FE1} = 1$ Some enabled floating-point exception	Precise Mode: the system floating-point enabled exception error handler is invoked precisely at the instruction that caused the enabled		
	occurs	exception.		

5.10. Floating-Point Data

Architecture sections:

I-4.3 Floating-Point Data

Scenario groups:

- QNaN propagation
- Single Precision

5.10.1. NaN propagation

Architecture sections:

- I-4.2.2 Floating-Point Status and Control Register
- I-4.3.2 Value Representation

Instructions tested	Compliance conditions	Expected result
I-4.3.2.NaN.1 Propagation of NaN in FRA		
Representative floating-point instruction with an FRA operand specified	(FRA) is a NaN	(FRT) = (FRA)
I-4.3.2.NaN.2 Propagation of NaN in FRB		
Representative floating-point instruction with an FRB operand specified, other than frsp	(FRA) is not a NaN, or no FRA operand is specified	(FRT) = (FRB)

Instructions tested	Compliance conditions	Expected result
	(FRB) is a NaN	
I-4.3.2.NaN.3 Propagation of NaN in FRB f	or frsp	
frsp	(FRB) is a NaN	$(FRT) = (FRB)_{0:34} ^{29}0$
I-4.3.2.NaN.4 Propagation of NaN in FRC		
Representative floating-point instruction with an FRC operand specified	(FRA) is not a NaN, or no FRA operand is specified	(FRT) = (FRC)
	(FRB) is not a NaN, or no FRB operand is specified	
	(FRC) is a NaN	
I-4.3.2.NaN.5 Propagation of Nan in FRC		
Representative floating-point instruction with an FRC operand specified	(FRA) is not a NaN, or no FRA operand is specified	(FRT) = 0x7FF8_0000_0000_0000
	(FRB) is not a NaN, or no FRB operand is specified	
	(FRC) is not a NaN	
	The operation generates a QNaN	

5.10.2. Single Precision

Architecture sections:

• I-4.3.5 Data Handling and Precision

Instructions tested	Compliance conditions	Expected result
I-4.3.5.Single.1 When the result of a <i>Load instruction</i> is stored in an FPR, the low-ord	Floating-Point Single, Floating Round to Singer 29 FRACTION bits are zero.	gle-Precision, or single-precision arithmetic
Load Floating-Point Single	Single-Precision result	low-order 29 FRACTION bits are zero.
Floating Round to Single-Precision		
single-precision arithmetic instructions		

6. Decimal Floating-Point (Chapter I.5)

Table of Contents

6.1.	DFP	Exceptions	62
6.2.	DFP	Arithmetic, Quantum Adjustment and Conversion Instructions	79
6.3.	DFP	Compare Instructions	83
6.4.	DFP	Test Instructions	83
6.5.	DFP	Format Instructions	86

6.1. DFP Exceptions

Architecture sections:

I-5.5.10 DFP Exceptions

6.1.1. Invalid Operation Exception

Architecture sections:

• I-5.5.10.1 Invalid Operation Exception

Scenario groups:

- Setting exception bits
- Keeping exception bits unchanged
- · Actions taken when the exception is enabled
- Action taken when the exception is disabled

<u>Condition for Invalid Operation Exception SNaN:</u> any DFP operation on a signaling NaN (SNaN), except for Test, Round to DFP Short, Convert to DFP Long, Decode DPD to BCD, Extract Biased Exponent, Insert Biased Exponent, Shift Significand Left Immediate, and Shift Significand Right Immediate.

Condition for Invalid Operation Exception InfinityInfinity: magnitude subtraction of infinities occurs.

Condition for Invalid Operation Exception InfinityInfinity: division of infinity by infinity occurs.

Condition for Invalid Operation Exception ZeroZero: division of zero by zero occurs.

<u>Condition for Invalid Operation Exception Infinity Zero:</u> multiplication of infinity by zero occurs.

<u>Condition for Invalid Operation Exception Invalid Compare:</u> ordered comparison involving a NaN.

Condition for Invalid Operation Exception Invalid Conversion: one of the following:

- The Quantize operation detects that the significand associated with the specified target exponent would have more significant digits than the target-format precision
- For the Quantize operation, when one source operand specifies an infinity and the other specifies a finite number

- The Reround operation detects that the target exponent associated with the specified target significance would be greater than Xmax
- The Encode BCD To DPD operation detects an invalid BCD digit or sign code
- The Convert to Fixed operation involving a number too large in magnitude to be represented in the target format, or involving a NaN.

6.1.1.1. Setting exception bits

<u>DFP potential-SNaN-operand instructions:</u> dadd[.] daddq[.] dsub[.] dsubq[.] dmul[.] dmulq[.] ddiv[.] ddivq[.] dcmpu dcmpu dcmpo dcmpoq dquai[.] dquaiq[.] dquaq[.] drindq[.] drindq[.] drintx[.] drintxq[.] drintnq[.] dctqpq[.] dctfixq[.]

DFP addition/subtraction instructions: dadd[.] daddq[.] dsub[.] dsubq[.]

<u>DFP potentially causing Invalid Conversion exception:</u> dquai[.] dquaiq[.] dquaq[.] dquaq[.] drrnd[.] drrndq[.] dctfixq[.] denbcdq[.]

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.1.Invalid.1 VXSNAN is set to 1 who	-5.5.10.1.Invalid.1 VXSNAN is set to 1 when one of the operands is an SNaN		
DFP potential-SNaN-operand instructions	Condition for Invalid Operation Exception SNaN occurs	VXSNAN = 1	
I-5.5.10.1.Invalid.2 Add/subtract operations	s set VXISI to 1 when magnitude subtraction	of infinities occurs	
DFP addition/subtraction instructions	Condition for Invalid Operation Exception InfinityInfinity occurs	VXISI = 1	
I-5.5.10.1.Invalid.3 Division operations set	VXIDI to 1 when division of infinity by infinity	occurs	
ddiv[.] ddivq[.]	Condition for Invalid Operation Exception InfinityInfinity occurs	VXIDI = 1	
I-5.5.10.1.Invalid.4 Division operations set	VXZDZ to 1 when division of zero by zero of	ccurs	
ddiv[.] ddivq[.]	Condition for Invalid Operation Exception ZeroZero occurs	VXZDZ = 1	
I-5.5.10.1.Invalid.5 Multiplication operations	s set VXIMZ to 1 when multiplication of infini	ity by zero occurs	
dmul[.] dmulq[.]	Condition for Invalid Operation Exception Infinity Zero occurs	VXIMZ = 1	
I-5.5.10.1.Invalid.6 Ordered comparison se	ts VXVC to 1 when the comparison involves	s a NaN	
dcmpo dcmpoq	Condition for Invalid Operation Exception Invalid Compare occurs	VXVC = 1	
I-5.5.10.1.Invalid.7 Quantize, Reround, End Invalid Operation Exception Invalid Conve	code BCD To DPD and Convert to Fixed opersion occurs	erations set VXCVI to 1 when Condition for	
DFP potentially causing Invalid Conversion exception	Condition for Invalid Operation Exception Invalid Conversion occurs	VXCVI = 1	
I-5.5.10.1.Invalid.8 VX is set to 1 if any Inva	alid Operation Exception occurs		
Representative of the instructions tested in I-5.5.10.1.Invalid.1 to I-5.5.10.1.Invalid.7	VXSNAN VXISI VXIDI VXZDZ VXIMZ VXVC VXCVI = 1	VX = 1	
I-5.5.10.1.Invalid.9 VX is not sticky			
Representative of the instructions tested in I-5.5.10.1.Invalid.1 to I-5.5.10.1.Invalid.7	VX = 1 before instruction execution No Invalid Operation exception occurs	VX=0	
I-5.5.10.1.Invalid.10 VX stays zero when no	o Invalid Operation exception occurs		
Representative of the instructions tested in I-5.5.10.1.Invalid.1 to	VX = 0 before instruction execution	VX=0	
I-5.5.10.1.Invalid.7	No Invalid Operation exception occurs		

6.1.1.2. Keeping exception bits unchanged

Instructions tested	Compliance conditions	Expected result			
I-5.5.10.1.InvalidConst.1 VXSNAN is sticky					
Representative of <i>DFP potential-SNaN-operand instructions</i>	VXSNAN=1 before instruction execution	VXSNAN = 1			
operanu instructions	Condition for Invalid Operation Exception SNaN occurs does not occur.				
I-5.5.10.1.InvalidConst.2 VXSNAN stays ze	I-5.5.10.1.InvalidConst.2 VXSNAN stays zero when exception condition does not occur				
Representative of <i>DFP potential-SNaN-operand instructions</i>	VXSNAN=0 before instruction execution	VXSNAN = 0			
operanu msuucuons	Condition for Invalid Operation Exception SNaN occurs does not occur.				
I-5.5.10.1.InvalidConst.3 VXISI is sticky					
Representative of DFP addition/subtrac-	VXISI = 1 before instruction execution	VXISI = 1			
tion instructions	Condition for Invalid Operation Exception Infinity-Infinity does not occur				
I-5.5.10.1.InvalidConst.4 VXISI stays zero	when exception condition does not occur				
Representative of DFP addition/subtraction instructions	VXISI = 0 before instruction execution	VXISI = 0			
tion instructions	Condition for Invalid Operation Exception Infinity-Infinity does not occur				
I-5.5.10.1.InvalidConst.5 VXIDI is sticky					
Representative of ddiv[.] ddivq[.]	VXIDI = 1 before instruction execution	VXIDI = 1			
	Condition for Invalid Operation Exception Infinity÷Infinity does not occur				
I-5.5.10.1.InvalidConst.6 VXIDI stays zero	when exception condition does not occur				
Representative of ddiv[.] ddivq[.]	VXIDI = 0 before instruction execution	VXIDI = 0			
	Condition for Invalid Operation Exception Infinity÷Infinity does not occur				
I-5.5.10.1.InvalidConst.7 VXZDZ is sticky					
Representative of ddiv[.] ddivq[.]	VXZDZ = 1 before instruction execution	VXZDZ = 1			
	Condition for Invalid Operation Exception Zero÷Zero does not occur				
I-5.5.10.1.InvalidConst.8 VXZDZ stays zero when exception condition does not occur					
Representative of ddiv[.] ddivq[.]	VXZDZ = 0 before instruction execution	VXZDZ = 0			
	Condition for Invalid Operation Exception Zero÷Zero does not occur				
I-5.5.10.1.InvalidConst.9 VXIMZ is sticky					
Representative of dmul[.] dmulq[.]	VXIMZ = 1 before instruction execution	VXIMZ = 1			
	Condition for Invalid Operation Exception Infinity÷Zero does not occur				
I-5.5.10.1.InvalidConst.10 VXIMZ stays zer	I-5.5.10.1.InvalidConst.10 VXIMZ stays zero when exception condition does not occur				
Representative of dmul[.] dmulq[.]	VXIMZ = 0 before instruction execution	VXIMZ = 0			
	Condition for Invalid Operation Exception Infinity÷Zero does not occur				
I-5.5.10.1.InvalidConst.11 VXVC is sticky					
Representative of	VXVC = 1 before instruction execution	VXVC = 1			
dcmpo dcmpoq	Condition for Invalid Operation Exception Invalid Compare does not occur				

Instructions tested	Compliance conditions	Expected result		
I-5.5.10.1.InvalidConst.12 VXVC stays zero when exception condition does not occur				
Representative of	VXVC = 0 before instruction execution	VXVC = 0		
dcmpo dcmpoq	Condition for Invalid Operation Exception Invalid Compare does not occur			
I-5.5.10.1.InvalidConst.13 VXCVI is sticky				
Representative of DFP potentially causing Invalid Conversion exception	VXCVI = 1 before instruction execution Condition for Invalid Operation Exception Invalid Integer Convert does not occur	VXCVI = 1		
I-5.5.10.1.InvalidConst.14 VXCVI stays zero when exception condition does not occur				
Representative of <i>DFP</i> potentially causing Invalid Conversion exception	VXCVI = 0 before instruction execution Condition for Invalid Operation Exception Invalid Integer Convert does not occur	VXCVI = 0		

6.1.1.3. Actions taken when the exception is enabled

Instructions tested	Compliance conditions	Expected result		
I-5.5.10.1.VE1.1 The actions that will be taken when the Invalid Operation Exception is enabled for arithmetic, quantum adjustment, conversion or format potentially causing an exception instructions				
dadd[.] daddq[.] dsub[.] dsubq[.] dmul[.] dmulq[.] ddiv[.] ddivq[.] dquaq[.] drrnd[.] dquaq[.] drrnd[.] drrndq[.] drintx[.] drintxq[.] drintnq[.] dctqpq[.] dctfixq[.] dctfixq[.] denbcd[.] denbcdg[.]	VE = 1 VXSNAN VXISI VXIDI VXZDZ VXIMZ VXCVI = 1	The target FPR is unchanged FR = 0 FI = 0 FPRF is unchanged		
I-5.5.10.1.VE1.2 The actions that will be taken when the Invalid Operation Exception is enabled for compare potentially causing an exception instructions				
dcmpu dcmpuq dcmpoq	VE = 1	FR is unchanged		
	VXSNAN VXVC = 1	FI is unchanged		
		C is unchanged		
		FPCC is set to reflect unordered		

6.1.1.4. Action taken when the exception is disabled

Instructions tested	Compliance conditions	Expected result		
I-5.5.10.1.VE0.1 The actions that will be taken when the Invalid Operation Exception is disabled for arithmetic, quantum-adjustment, Round to DFP Long, Convert to DFP Extended, or format instructions				
dadd[.] daddq[.] dsub[.] dsubq[.] dmul[.] dmulq[.] ddiv[.] ddivq[.] dquai[.] dquai[.] dquaq[.] drrndq[.] drintx[.] drintxq[.] drintn[.] drintq[.] drdpq[.] dctqpq[.] drdpq[.]	VE = 0 VXSNAN VXISI VXIDI VXZDZ VXIMZ VXCVI = 1	The target FPR is set to QNaN FR = 0 FI = 0 FPRF is set to indicate the class of QNaN		
I-5.5.10.1.VE0.2 The actions that will be taken when the Invalid Operation Exception is disabled for Convert to Fixed instructions and the operand in FRB is a positive number or +Infinity				

Instructions tested	Compliance conditions	Expected result
dctfix[.] dctfixq[.]	VE = 0 VXSNAN VXCVI = 1	Target FRT is set to the most positive 64-bit binary integer FR = 0
		FI = 0
		FPRF is unchanged
I-5.5.10.1.VE0.3 The actions that will be and the operand in FRB is a negative $\bf n$	•	cception is disabled for Convert to Fixed instructions
dctfix[.] dctfixq[.]	VE = 0	Target FRT is set to the most negative 64-bit binary integer
	VXSNAN VXCVI = 1	FR = 0
		FI = 0
		FPRF is unchanged
I-5.5.10.1.VE0.4 The actions that will be exception instructions	taken when the Invalid Operation Ex	cception is disabled for compare potentially causing an
dcmpu dcmpuq dcmpo dcmpoq	VE = 0	FR is unchanged
	VXSNAN VXVC = 1	FI is unchanged
		C is unchanged
		FPCC is set to reflect unordered

6.1.2. Zero Divide Exception

Architecture sections:

I-5.5.10.2 Zero Divide Exception

Scenario groups:

- Setting exception bit ZX
- Actions taken when the exception is enabled
- Action taken when the exception is disabled

<u>Condition for Zero Divide Exception for divide instructions:</u> zero divisor value and a finite nonzero dividend value.

6.1.2.1. Setting exception bit ZX

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.2.ZeroDiv.1 DFP Divide instruction	s set ZX to 1 when division by zero occurs		
ddiv[.] ddivq[.]	Condition for Zero Divide Exception for divide instructions occurs	ZX = 1	
I-5.5.10.2.ZeroDiv.2 ZX is sticky divide inst	I-5.5.10.2.ZeroDiv.2 ZX is sticky divide instructions		
Representative of:	ZX=1 before instruction execution	ZX = 1	
ddiv[.] ddivq[.]	Condition for Zero Divide Exception for divide instructions does not occur		
I-5.5.10.2.ZeroDiv.3 ZX stays zero when exception condition does not occur divide instructions			
Representative of:	ZX=0 before instruction execution	ZX = 0	
ddiv[.] ddivq[.]	Condition for Zero Divide Exception for divide instructions does not occur		

6.1.2.2. Actions taken when the exception is enabled

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.2.ZE1.1 The actions that will be tal	I-5.5.10.2.ZE1.1 The actions that will be taken when the Zero Divide Exception is enabled		
ddiv[.] ddivq[.]	ZE = 1	Target FPR is unchanged	
	ZX = 1	FR = 0	
		FI = 0	
		FPRF is unchanged	

6.1.2.3. Action taken when the exception is disabled

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.2.ZE0.1 The actions that will be taken when the Zero Divide Exception is disabled if the XOR of the signs of the operands is Zero			
ddiv[.] ddivq[.]	ZE = 0	Target FPR is set to +Infinity	
	ZX = 1	FR = 0	
	XOR of the signs of the operands = 0	FI = 0	
		FPRF is set to indicate +Infinity	
I-5.5.10.2.ZE0.2 The actions that will be tall is One	I-5.5.10.2.ZE0.2 The actions that will be taken when the Zero Divide Exception is disabled if the XOR of the signs of the operands is One		
ddiv[.] ddivq[.]	ZE = 0	Target FPR is set to -Infinity	
	ZX = 1	FR = 0	
	XOR of the signs of the operands = 1	FI = 0	
		FPRF is set to indicate -Infinity	

6.1.3. Overflow Exception

Architecture sections:

I-5.5.10.3 Overflow Exception

Scenario groups:

- Setting exception bit OX
- Actions taken when the exception is enabled
- Action taken when the exception is disabled

<u>Condition for Overflow Exception:</u> the target formats largest finite number is exceeded in magnitude by what would have been the rounded result if the exponent range were unbounded.

6.1.3.1. Setting exception bit OX

<u>DFP potentially overflowing/ underflowing instructions:</u> dadd[.] daddq[.] dsub[.] dsubq[.] dmul[.] dmulq[.] ddiv[.] ddivq[.] drspp[.] drdpq[.]

Instructions tested	Compliance conditions	Expected result
I-5.5.10.3.Over.1 OX is set to 1 when overf	low occurs	
DFP potentially overflowing/ underflowing instructions	Condition for Overflow Exception occurs	OX = 1
I-5.5.10.3.Over.2 OX is sticky		

Instructions tested	Compliance conditions	Expected result
Representative of DFP potentially overflowing/ underflowing instructions	OX=1 before instruction execution Condition for Overflow Exception does not occur	OX = 1
I-5.5.10.3.Over.3 OX stays zero when exception condition does not occur		
Representative of DFP potentially overflowing/ underflowing instructions	OX=0 before instruction execution Condition for Overflow Exception does not occur	OX = 0

6.1.3.2. Actions taken when the exception is enabled

Notes:

Wrapped result: the result after the exponent adjustment is subtracted from the infinitely precise results exponent.

Wrapped rounded result: the wrapped result rounded to the target-format precision.

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.3.OE1.1 The actions that will be taken when the Overflow Exception is enabled for the arithmetic non-quad instructions if the wrapped rounded result has only one form			
dadd[.] dsub[.] dmul[.] ddiv[.]	OE = 1 OX = 1 Wrapped rounded result has only one form	Wrapped result = the result with subtracting 576 from the exponent Target result = the wrapped rounded result FPRF is set to indicate ±Normal Number	
I-5.5.10.3.OE1.2 The actions that will be the wrapped rounded result has redund	e taken when the Overflow Exception is enable lant forms and is exact	ed for the arithmetic non-quad instructions if	
dadd[.] dsub[.] dmul[.] ddiv[.]	OE = 1 OX = 1 Wrapped rounded result has redundant forms and is exact	Wrapped result = the result with subtracting 576 from the exponent Target result = the wrapped rounded result of the form that has exponent closest to the wrapped ideal exponent	
		FPRF is set to indicate ±Normal Number	
I-5.5.10.3.OE1.3 The actions that will be the wrapped rounded result has redund	e taken when the Overflow Exception is enable lant forms and is inexact	ed for the arithmetic non-quad instructions if	
dadd[.] dsub[.] dmul[.] ddiv[.]	OE = 1 OX = 1 Wrapped rounded result has redundant forms and is inexact	Wrapped result = the result with subtracting 576 from the exponent Target result = the wrapped rounded result of the form that has the smallest exponent FPRF is set to indicate ±Normal Number	
I-5.5.10.3.OE1.4 The actions that will be taken when the Overflow Exception is enabled for the arithmetic quad instructions if the wrapped rounded result has only one form			
daddq[.] dsubq[.] dmulq[.] ddivq[.]	OE = 1 OX = 1 Wrapped rounded result has only one form	Wrapped result = the result with subtracting 9216 from the exponent Target result = the wrapped rounded result FPRF is set to indicate ±Normal Number	
I-5.5.10.3.0E1.5 The actions that will be taken when the Overflow Exception is enabled for the arithmetic quad instructions if the wrapped rounded result has redundant forms and is exact			
daddq[.] dsubq[.] dmulq[.] ddivq[.]	OE = 1 OX = 1	Wrapped result = the result with subtracting 9216 from the exponent	

Instructions tested	Compliance conditions	Expected result
	Wrapped rounded result has redundant forms and is exact	Target result = the wrapped rounded result of the form that has exponent closest to the wrapped ideal exponent
		FPRF is set to indicate ±Normal Number
I-5.5.10.3.OE1.6 The actions that will be wrapped rounded result has redundan	be taken when the Overflow Exception is enable t forms and is inexact	ed for the arithmetic quad instructions if the
daddq[.] dsubq[.] dmulq[.] ddivq[.]	OE = 1	Wrapped result = the result with subtracting 9216 from the exponent
	OX = 1 Wrapped rounded result has redundant	Target result = the wrapped rounded result of the form that has the smallest exponent
	forms and is inexact	FPRF is set to indicate ±Normal Number
I-5.5.10.3.OE1.7 The actions that will the wrapped rounded result has only o	be taken when the Overflow Exception is enable one form	ed for the Round to DFP Short instruction if
drsp[.]	OE = 1	Wrapped result = the result with subtracting 192 from the exponent
	OX = 1 Wrapped rounded result has only one	Target result = the wrapped rounded result
	form	FPRF is set to indicate ±Normal Number
I-5.5.10.3.OE1.8 The actions that will the wrapped rounded result has redun	be taken when the Overflow Exception is enable dant forms and is exact	ed for the Round to DFP Short instruction if
drsp[.]	OE = 1 OX = 1	Wrapped result = the result with subtracting 192 from the exponent
	Wrapped rounded result has redundant forms and is exact	Target result = the wrapped rounded result of the form that has exponent closest to the wrapped ideal exponent
		FPRF is set to indicate ±Normal Number
I-5.5.10.3.OE1.9 The actions that will I the wrapped rounded result has redun	be taken when the Overflow Exception is enabled dant forms and is inexact	ed for the Round to DFP Short instruction if
drsp[.]	OE = 1 OX = 1	Wrapped result = the result with subtracting 192 from the exponent
	Wrapped rounded result has redundant forms and is inexact	Target result = the wrapped rounded result of the form that has the smallest exponent
		FPRF is set to indicate ±Normal Number
I-5.5.10.3.OE1.10 The actions that will the wrapped rounded result has only o	be taken when the Overflow Exception is enabline form	olled for the Round to DFP Long instruction if
drdpq[.]	OE = 1 OX = 1	Wrapped result = the result with subtracting 3072 from the exponent
	Wrapped rounded result has only one	Target result = the wrapped rounded result
1. 5. 5. 4.0. 0. 0.5.4. 44. The anadicus of the standill	form	FPRF is set to indicate ±Normal Number
the wrapped rounded result has redun	be taken when the Overflow Exception is enab dant forms and is exact	iled for the Round to DFP Long Instruction if
drdpq[.]	OE = 1 OX = 1	Wrapped result = the result with subtracting 3072 from the exponent
	Wrapped rounded result has redundant forms and is exact	Target result = the wrapped rounded result of the form that has exponent closest to the wrapped ideal exponent
		FPRF is set to indicate ±Normal Number
I-5.5.10.3.OE1.12 The actions that will	be taken when the Overflow Exception is enab dant forms and is inexact	oled for the Round to DFP Long instruction if

Instructions tested	Compliance conditions	Expected result
drdpq[.]	OE = 1 OX = 1 Wrapped rounded result has redundant forms and is inexact	Wrapped result = the result with subtracting 3072 from the exponent Target result = the wrapped rounded result of the form that has the smallest exponent FPRF is set to indicate ±Normal Number

6.1.3.3. Action taken when the exception is disabled

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.3.OE0.1 The actions that will be taken when the Overflow Exception is disabled for the <i>DFP potentially overflowing/</i> underflowing instructions with Round to Nearest, Ties to Even rounding mode and positive intermediate result			
DFP potentially overflowing/ underflowing instructions	OE = 0	XX = 1	
IIISU UCUOIIS	OX = 1	Target FPR = +Infinity	
	round to Nearest, Ties to Even rounding	FR = 1	
	mode	FI = 1	
	positive intermediate result	FPRF is set to indicate +Infinity	
	ken when the Overflow Exception is disable earest, Ties to Even rounding mode and neg		
DFP potentially overflowing/ underflowing instructions	OE = 0	XX = 1	
Instructions	OX = 1	Target FPR = -Infinity	
	round to Nearest, Ties to Even rounding	FR = 1	
	mode	FI = 1	
	negative intermediate result	FPRF is set to indicate -Infinity	
	ken when the Overflow Exception is disable rd 0 rounding mode and positive intermediat	, ,	
DFP potentially overflowing/ underflowing instructions	OE = 0	XX = 1	
IIISU UCUOIIS	OX = 1	Target FPR = +N _{max}	
	Round toward 0 rounding mode	FR = 0	
	positive intermediate result	FI = 1	
		FPRF is set to indicate +Normal Number	
	ken when the Overflow Exception is disable rd 0 rounding mode and negative intermedia		
DFP potentially overflowing/ underflowing instructions	OE = 0	XX = 1	
มารถ นับเบาร	OX = 1	Target FPR = -N _{max}	
	Round toward 0 rounding mode	FR = 0	
	negative intermediate result	FI = 1	
		FPRF is set to indicate -Normal Number	
I-5.5.10.3.OE0.5 The actions that will be taken when the Overflow Exception is disabled for the <i>DFP potentially overflowing/</i> underflowing instructions with Round toward +Infinity rounding mode and positive intermediate result			
DFP potentially overflowing/ underflowing instructions	OE = 0	XX = 1	
mod deliens	OX = 1	Target FPR = +Infinity	
	Round toward +Infinity rounding mode	FR = 1	
		Workgroup Specification	

Instructions tested	Compliance conditions	Expected result
	positive intermediate result	FI = 1
		FPRF is set to indicate +Infinity
	aken when the Overflow Exception is disable rd +Infinity rounding mode and negative inte	
DFP potentially overflowing/ underflowing instructions	OE = 0	XX = 1
instructions	OX = 1	Target FPR = -N _{max}
	Round toward +Infinity rounding mode	FR = 0
	negative intermediate result	FI = 1
		FPRF is set to indicate -Normal Number
	ken when the Overflow Exception is disable rd -Infinity rounding mode and positive inter	
DFP potentially overflowing/ underflowing	OE = 0	XX = 1
instructions	OX = 1	Target FPR = +N _{max}
	Round toward -Infinity rounding mode	FR = 0
	positive intermediate result	FI = 1
		FPRF is set to indicate +Normal Number
	ken when the Overflow Exception is disable rd -Infinity rounding mode and negative inte	
DFP potentially overflowing/ underflowing	OE = 0	XX = 1
instructions	OX = 1	Target FPR = -Infinity
	Round toward -Infinity rounding mode	FR = 1
	negative intermediate result	FI = 1
		FPRF is set to indicate -Infinity
	ken when the Overflow Exception is disable carest, Ties away from 0 rounding mode and	
DFP potentially overflowing/ underflowing	OE = 0	XX = 1
instructions	OX = 1	Target FPR = +Infinity
	Round to Nearest, Ties away from 0	FR = 1
	rounding mode	FI = 1
	positive intermediate result	FPRF is set to indicate +Infinity
	taken when the Overflow Exception is disab earest, Ties away from 0 rounding mode and	, ,
DFP potentially overflowing/ underflowing	OE = 0	XX = 1
instructions	OX = 1	Target FPR = -Infinity
	Round to Nearest, Ties away from 0 rounding mode	FR = 1
		FI = 1
	negative intermediate result	FPRF is set to indicate -Infinity
	taken when the Overflow Exception is disable carest, Ties toward 0 rounding mode and po	
DFP potentially overflowing/ underflowing	OE = 0	XX = 1
instructions	OX = 1	Target FPR = +Infinity

Instructions tested	Compliance conditions	Expected result	
	Round to Nearest, Ties toward 0 rounding mode	FR = 1	
		FI = 1	
	positive intermediate result	FPRF is set to indicate +Infinity	
	aken when the Overflow Exception is disable arest, Ties toward 0 rounding mode and ne		
DFP potentially overflowing/ underflowing	OE = 0	XX = 1	
instructions	OX = 1	Target FPR = -Infinity	
	Round to Nearest, Ties toward 0 rounding mode	FR = 1	
		FI = 1	
	negative intermediate result	FPRF is set to indicate -Infinity	
	raken when the Overflow Exception is disabler from 0 rounding mode and positive interme		
DFP potentially overflowing/ underflowing	OE = 0	XX = 1	
instructions	OX = 1	Target FPR = +Infinity	
	Round away from 0 rounding mode	FR = 1	
	positive intermediate result	FI = 1	
		FPRF is set to indicate +Infinity	
	taken when the Overflow Exception is disable from 0 rounding mode and negative interme		
DFP potentially overflowing/ underflowing	OE = 0	XX = 1	
instructions	OX = 1	Target FPR = -Infinity	
	Round away from 0 rounding mode	FR = 1	
	negative intermediate result	FI = 1	
		FPRF is set to indicate -Infinity	
	taken when the Overflow Exception is disable pare for shorter precision rounding mode at		
DFP potentially overflowing/ underflowing	OE = 0	XX = 1	
instructions	OX = 1	Target FPR = +N _{max}	
	Round to prepare for shorter precision	FR = 0	
	rounding mode	FI = 1	
	positive intermediate result	FPRF is set to indicate +Normal Number	
	taken when the Overflow Exception is disable pare for shorter precision rounding mode at		
DFP potentially overflowing/ underflowing	OE = 0	XX = 1	
instructions	OX = 1	Target FPR = -N _{max}	
	Round to prepare for shorter precision	FR = 0	
	rounding mode	FI = 1	
	negative intermediate result	FPRF is set to indicate -Normal Number	
		I FIXE IS SEL TO MUICATE -NOTIFIAL NUMBER	

6.1.4. Underflow Exception

Architecture sections:

I-5.5.10.4 Underflow Exception

Scenario groups:

- Setting exception bit UX
- Actions taken when the exception is enabled
- Action taken when the exception is disabled

<u>Condition for enabled Underflow Exception:</u> Tininess condition is recognized (tininess conditionis recognized in both states when a result computed as though both the precision and exponent range were unbounded would be nonzero and less than the target formats smallest normal number, N_{min} , in magnitude.)

<u>Condition for disabled Underflow Exception:</u> When the tininess condition is recognized (see above) and when the delivered result value differs from what would have been computed were both the precision and the exponent range unbounded.

6.1.4.1. Setting exception bit UX

Instructions tested	Compliance conditions	Expected result
I-5.5.10.4.Under.1 UX is set to 1 when underflow occurs and Underflow Exception is enabled		
DFP potentially overflowing/ underflowing	UE = 1	UX = 1
instructions	Condition for enabled Underflow Exception occurs	
I-5.5.10.4.Under.2 UX is sticky enabled Un	derflow Exception	
Representative of DFP potentially	UE = 1	UX = 1
overflowing/ underflowing instructions	UX=1 before instruction execution	
	Condition for enabled Underflow Exception does not occur	
I-5.5.10.4.Under.3 UX stays zero when exc	eption condition does not occur enabled U	nderflow Exception
Representative of DFP potentially	UE = 1	UX = 0
overflowing/ underflowing instructions	UX=0 before instruction execution	
	Condition for enabled Underflow Exception does not occur	
I-5.5.10.4.Under.4 UX is set to 1 when und	erflow occurs and Underflow Exception is di	sabled
DFP potentially overflowing/ underflowing	UE = 0	UX = 1
instructions	Condition for disabled Underflow Exception occurs	
I-5.5.10.4.Under.5 UX is sticky disabled Un	derflow exception	
Representative of DFP potentially	UE = 0	UX = 1
overflowing/ underflowing instructions	UX=1 before instruction execution	
	Condition for disabled Underflow Exception does not occur	
I-5.5.10.4.Under.6 UX stays zero when exception condition does not occur disabled Underflow exception		
Representative of DFP potentially overflowing/ underflowing instructions	UE = 0	UX = 0

Instructions tested	Compliance conditions	Expected result
	UX=0 before instruction execution	
	Condition for disabled Underflow Exception does not occur	
I-5.5.10.4.Under.7 If Underflow Exception is enabled, UX is set to 1 when result is Tiny, even if no loss of accuracy occurs		
Representative of DFP potentially	UE = 1	UX = 1
overflowing/ underflowing instructions	Intermediate result is Tiny	
	The delivered result is the same as the intermediate result	

6.1.4.2. Actions taken when the exception is enabled

Notes:

- Wrapped result: the result after the exponent adjustment is added to the infinitely precise results exponent.
- Wrapped rounded result: the wrapped result rounded to the target-format precision.

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.4.UE1.1 The actions that will be taken when the Underflow Exception is enabled for the arithmetic non-quad instructions if the wrapped rounded result has only one form			
dadd[.] dsub[.] dmul[.] ddiv[.]	UE = 1 UX = 1 Wrapped rounded result has only one form	Wrapped result = the result with adding 576 to the exponent Target result = the wrapped rounded result FPRF is set to indicate ±Normal Number	
I-5.5.10.4.UE1.2 The actions that will be the wrapped rounded result has redund	taken when the Underflow Exception is enab ant forms and is exact	led for the arithmetic non-quad instructions if	
dadd[.] dsub[.] dmul[.] ddiv[.]	UE = 1 UX = 1 Wronged rounded regult bee redundent	Wrapped result = the result with adding 576 to the exponent Target result = the wrapped rounded result	
	Wrapped rounded result has redundant forms and is exact	of the form that has exponent closest to the wrapped ideal exponent FPRF is set to indicate ±Normal Number	
I-5.5.10.4.UE1.3 The actions that will be the wrapped rounded result has redund	taken when the Underflow Exception is enab ant forms and is inexact	led for the arithmetic non-quad instructions if	
dadd[.] dsub[.] dmul[.] ddiv[.]	UE = 1 UX = 1	Wrapped result = the result with adding 576 to the exponent	
	Wrapped rounded result has redundant forms and is inexact	Target result = the wrapped rounded result of the form that has the smallest exponent	
		FPRF is set to indicate ±Normal Number	
I-5.5.10.4.UE1.4 The actions that will be taken when the Underflow Exception is enabled for the arithmetic quad instructions if the wrapped rounded result has only one form			
daddq[.] dsubq[.] dmulq[.] ddivq[.]	UE = 1 UX = 1	Wrapped result = the result with adding 9216 to the exponent	
	Wrapped rounded result has only one	Target result = the wrapped rounded result	
	form	FPRF is set to indicate ±Normal Number	
I-5.5.10.4.UE1.5 The actions that will be taken when the Underflow Exception is enabled for the arithmetic quad instructions if the wrapped rounded result has redundant forms and is exact			
daddq[.] dsubq[.] dmulq[.] ddivq[.]	UE = 1	Wrapped result = the result with adding 9216 to the exponent	

Instructions tested	Compliance conditions	Expected result
	UX = 1 Wrapped rounded result has redundant forms and is exact	Target result = the wrapped rounded result of the form that has exponent closest to the wrapped ideal exponent
	iomis and is exact	FPRF is set to indicate ±Normal Number
I-5.5.10.4.UE1.6 The actions that will b wrapped rounded result has redundant	ne taken when the Underflow Exception is enable torms and is inexact	oled for the arithmetic quad instructions if the
daddq[.] dsubq[.] dmulq[.] ddivq[.]	UE = 1	Wrapped result = the result with adding
	UX = 1	9216 to the exponent
	Wrapped rounded result has redundant forms and is inexact	Target result = the wrapped rounded result of the form that has the smallest exponent
		FPRF is set to indicate ±Normal Number
I-5.5.10.4.UE1.7 The actions that will be the wrapped rounded result has only o	e taken when the Underflow Exception is enable form	oled for the Round to DFP Short instruction if
drsp[.]	UE = 1	Wrapped result = the result with adding 193 to the exponent
	UX = 1	Target result = the wrapped rounded result
	Wrapped rounded result has only one form	FPRF is set to indicate ±Normal Number
I-5.5.10.4.UE1.8 The actions that will be the wrapped rounded result has redund	ne taken when the Underflow Exception is enab dant forms and is exact	oled for the Round to DFP Short instruction if
drsp[.]	UE = 1	Wrapped result = the result with adding 193 to the exponent
	UX = 1 Wrapped rounded result has redundant forms and is exact	Target result = the wrapped rounded result of the form that has exponent closest to the wrapped ideal exponent
		FPRF is set to indicate ±Normal Number
	e taken when the Underflow Exception is enab	oled for the Round to DFP Short instruction if
the wrapped rounded result has redund		
drsp[.]	UE = 1 UX = 1	Wrapped result = the result with adding 19 to the exponent
	Wrapped rounded result has redundant forms and is inexact	Target result = the wrapped rounded result of the form that has the smallest exponent
	iomis and is mexact	FPRF is set to indicate ±Normal Number
I-5.5.10.4.UE1.10 The actions that will the wrapped rounded result has only o	be taken when the Underflow Exception is ena ne form	abled for the Round to DFP Long instruction if
drdpq[.]	UE = 1	Wrapped result = the result with adding 3072 to the exponent
	UX = 1	Target result = the wrapped rounded result
	Wrapped rounded result has only one form	FPRF is set to indicate ±Normal Number
I-5.5.10.4.UE1.11 The actions that will the wrapped rounded result has redund	be taken when the Underflow Exception is ena dant forms and is exact	bled for the Round to DFP Long instruction if
drdpq[.]	UE = 1	Wrapped result = the result with adding 3072 to the exponent
	UX = 1 Wrapped rounded result has redundant forms and is exact	Target result = the wrapped rounded result of the form that has exponent closest to the wrapped ideal exponent
		FPRF is set to indicate ±Normal Number

Instructions tested	Compliance conditions	Expected result
drdpq[.]	UE = 1 UX = 1	Wrapped result = the result with adding 3072 to the exponent
	Wrapped rounded result has redundant forms and is inexact	Target result = the wrapped rounded result of the form that has the smallest exponent
		FPRF is set to indicate ±Normal Number

6.1.4.3. Action taken when the exception is disabled

Note:

Rounded result: the infinitely precise result is rounded to the target-format precision.

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.4.UE0.1 The actions that will be taken when the Underflow Exception is disabled for the <i>DFP potentially overflowing/</i> underflowing instructions when the rounded result has only one form			
DFP potentially overflowing/ underflowing instructions	UE = 0	Target result = rounded result	
	UX = 1	FPRF is set to indicate the sign and class of the target result	
	rounded result has only one form		
I-5.5.10.4.UE0.2 The actions that will be taken when the Underflow Exception is disabled for the <i>DFP potentially overflowing/</i> underflowing instructions when the rounded result has redundant formats			
DFP potentially overflowing/ underflowing instructions	UE = 0	Target result = the <i>rounded result</i> of the form that is closest to the ideal exponent.	
	UX = 1		
	rounded result has redundant formats	FPRF is set to indicate the sign and class of the target result	

6.1.5. Inexact Exception

Architecture sections:

I-5.5.10.5 Inexact Exception

Scenario groups:

- Setting exception bit XX
- · Actions taken when Inexact Exception occurs

Condition for Inexact Exception due to unbounding during rounding:

The delivered result differs from what would have been computed were both the precision and exponent range unbounded.

Condition for Inexact Exception due to overflow:

The rounded result overflows

Overflow Exception is disabled

6.1.5.1. Setting exception bit XX

<u>DFP potentially inexact instructions:</u> dadd[.] daddq[.] dsub[.] dsubq[.] dmul[.] dmulq[.] ddiv[.] ddivq[.] dquai[.] dquai[.] dquaq[.] drrndq[.] drrndq[.] drintx[.] drintxq[.] drsp[.] drdpq[.] dcffix[.] dctfixq[.]

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.5.Inexact.1 XX is set to 1 when rounded result differs from what would have been computed were both the precision and exponent range unbounded			
DFP potentially inexact instructions	Condition for Inexact Exception due to unbounding during rounding	XX = 1	
I-5.5.10.5.Inexact.2 XX is set to 1 when rou	inded result overflows and Overflow Except	ion is disabled	
DFP potentially inexact instructions	Condition for Inexact Exception due to overflow occurs	XX = 1	
I-5.5.10.5.Inexact.3 XX is sticky			
Representative of <i>DFP potentially inexact</i> instructions	XX=1 before instruction execution Condition for Inexact Exception due to unbounding during rounding does not occur Condition for Inexact Exception due to overflow does not occur	XX = 1	
I-5.5.10.5.Inexact.4 XX stays zero when ex	ception condition does not occur		
Representative of <i>DFP potentially inexact instructions</i>	XX=0 before instruction execution Condition for Inexact Exception due to unbounding during rounding does not occur Condition for Inexact Exception due to overflow does not occur	XX = 0	

6.1.5.2. Actions taken when Inexact Exception occurs

Instructions tested	Compliance conditions	Expected result
I-5.5.10.5.XX.1 The actions to be taken wh	en an Inexact exception occurs	
DFP potentially inexact instructions	XX = 1	(target FPR) = rounded or overflowed result
		FPRF indicates the class and sign of the result

6.1.6. Combinations of exceptions

Architecture sections:

I-5.5.10 DFP Exceptions

Scenario groups:

• Cases where two exceptions can occur

6.1.6.1. Cases where two exceptions can occur

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.Combine.1 Inexact Exception may	be set with Overflow Exception.		
Representative of <i>DFP potentially</i> overflowing/ underflowing instructions	Condition for Overflow Exception Condition for Inexact Exception due to overflow occurs	OX = 1 XX = 1	
I-5.5.10.Combine.2 Inexact Exception may	I-5.5.10.Combine.2 Inexact Exception may be set with Underflow Exception.		
Representative of DFP potentially overflowing/ underflowing instructions	Condition for enabled Underflow Exception or Condition for disabled Underflow Exception	UX = 1 XX = 1	

Instructions tested	Compliance conditions	Expected result
	Condition for Inexact Exception due to unbounding during rounding	
I-5.5.10.Combine.3 Invalid Operation Ex Compare Ordered instructions	ception (SNaN) may be set with Invalid Opera	tion Exception (Invalid Compare) for
Representative of dcmpo dcmpoq	Condition for Invalid Operation Exception	VXSNAN = 1
	SNaN	VXVC = 1
	Condition for Invalid Operation Exception Invalid Compare	
I-5.5.10.Combine.4 Invalid Operation Exception (SNaN) may be set with Invalid Operation Exception (Invalid Conversion) for Convert To Fixed instructions.		
Representative of dctfix[.] dctfixq[.]	Condition for Invalid Operation Exception	VXSNAN = 1
	SNaN	VXCVI = 1
	The Convert to Fixed operation involving	
	a number too large in magnitude to be represented in the target format, or involving a NaN.	

6.1.7. Setting the exception summary bits

Architecture sections:

- I-5.2.1 DFP Usage of Floating-Point Registers
- I-7.2.2 Floating-Point Status and Control Register

Instructions tested	Compliance conditions	Expected result
I-7.2.2.ExSum.1 FX is set to 1 if any exception occurs		
Representative DFP instructions	Any exception occurs (one or more)	FX=1
I-7.2.2.ExSum.2 FX is sticky		
Representative DFP instructions	FX = 1 before instruction execution	FX=1
	No exception occurs	
I-7.2.2.ExSum.3 FX stays zero when no ex	ceptions occur	
Representative DFP instructions	FX = 0 before instruction execution	FX=0
	No exception occurs	
I-7.2.2.ExSum.4 FEX is set to 1 if any enab	olled exception occurs	
Representative DFP instructions	Any enabled exception occurs (one or more)	FEX=1
I-7.2.2.ExSum.5 FEX is not sticky		
Representative DFP instructions	FEX = 1 before instruction execution	FEX=0
	No enabled exception occurs	
I-7.2.2.ExSum.6 FEX stays zero when no enabled exceptions occur		
Representative DFP instructions	FEX = 0 before instruction execution	FEX=0
	No enabled exception occurs	
	Any disabled exception occurs (one or more)	

6.1.8. Floating-point exception modes

Architecture sections:

I-5.5.10 DFP Exceptions

Instructions tested	Compliance conditions	Expected result	
I-5.5.10.ExMode.1 Floating-point exception	I-5.5.10.ExMode.1 Floating-point exception mode Ignore Exceptions		
Representative DFP instruction	MSR _{FE0} = 0	Ignore Exceptions Mode: the system floating-point enabled error handler is not	
	MSR _{FE1} = 0	invoked	
	Some enabled DFP exception occurs		
I-5.5.10.ExMode.2 Floating-point exception	n mode Imprecise Nonrecoverable Mode		
Representative DFP instruction	MSR _{FE0} = 0	Imprecise Nonrecoverable Mode: The system floating-point enabled exception	
	MSR _{FE1} = 1	error handler is invoked at some point	
	Some enabled DFP exception occurs	at or beyond the instruction that caused the enabled exception, in nonrecoverable	
		mode	
I-5.5.10.ExMode.3 Floating-point exception	mode Imprecise Recoverable Mode		
Representative DFP instruction	MSR _{FE0} = 1	Imprecise Recoverable Mode: the system	
	MSR _{FE1} = 0	floating-point enabled exception error handler is invoked at some point at or	
	Some enabled DFP exception occurs	beyond the instruction that caused the enabled exception, in recoverable mode	
I-5.5.10.ExMode.4 Floating-point exception mode Precise Mode			
Representative DFP instruction	MSR _{FE0} = 1	Precise Mode: the system floating-point enabled exception error handler is invoked	
	MSR _{FE1} = 1	precisely at the instruction that caused the	
	Some enabled DFP exception occurs	enabled exception.	

6.2. DFP Arithmetic, Quantum Adjustment and Conversion Instructions

Architecture sections:

- I- 5.6.1 DFP Arithmetic Instructions
- I- 5.6.4 DFP Quantum Adjustment Instructions
- I- 5.6.5 DFP Conversion Instructions

Scenario groups:

- Setting FR (fraction rounded) and FI (fraction inexact)
- Setting FPRF (result flags)
- Setting CR1
- Correct computations
- Rounding modes

DFP Arithmetic Instructions: dadd[.] daddq[.] dsub[.] dsubq[.] dmul[.] dmulq[.] ddiv[.] ddivq[.]

<u>DFP Quantum Adjustment Instructions:</u> dquai[.] dquaiq[.] dquaq[.] drrnd[.] drrndq[.] drintx[.] drintxq[.] drintnq[.]

DFP Conversion Instructions:

- DFP Data-Format Conversion Instructions: dctdp[.] dctqpq[.] drsp[.] drdpq[.]
- DFP Data-Type Conversion Instructions: dcffix[.] dcffixq[.] dctfix[.]

6.2.1. Setting FR (fraction rounded) and FI (fraction inexact)

<u>DFP potentially rounding instructions:</u> *DFP Arithmetic Instructions*, dquai[.] dquaiq[.] dquaq[.] drrnd[.] drrndq[.] drintx[.] drintxq[.] drsp[.] drdpq[.] dcffix[.]

The following instructions are not included in the list of *potentially rounding instructions*, since they set FR and FI to an undefined value: dctdp[.] dcffixq[.]

Instructions tested	Compliance conditions	Expected result	
I-5.6.1.FR.1 FR is set to 1 during rounding if the rounded result is greater in magnitude than the intermediate result			
DFP potentially rounding instructions	The rounded result is greater in magnitude than the intermediate result	FR=1	
	No exception occurs		
I-5.6.1.FR.2 Some instructions always set I	R to zero		
drintn[.] drintnq[.] dctqpq[.]	The rounded result is greater in magnitude than the intermediate result	FR=0	
	No exception occurs		
I-5.6.1.FR.3 FR is not sticky			
DFP potentially rounding instructions	The rounded result is not greater in magnitude than the intermediate result	FR=0	
	No exception occurs		
I-5.6.1.FR.4 FI is set to 1 when an inexact	I-5.6.1.FR.4 FI is set to 1 when an inexact exception occurs		
DFP potentially rounding instructions	An Inexact Exception occurs (XX = 1)	FI=1	
I-5.6.1.FR.5 Some instructions always set FI to zero			
drintn[.] drintnq[.] dctqpq[.]	No exception other than Inexact Exception occurs	FI=0	
I-5.6.1.FR.6 FI is not sticky			
DFP potentially rounding instructions	No exception occurs	FI=0	

6.2.2. Setting FPRF (result flags)

<u>DFP Arithmetic</u>, <u>Quantum Adjustment and Conversion setting FPRF instructions</u>: <u>DFP Arithmetic Instructions</u>, <u>DFP Quantum Adjustment Instructions</u>, <u>DFP Data-Format Conversion Instructions</u> and dcffix[.] dcffixq[.]

Note:

- The tests in this section assume no exceptions occurrences
- dctfix[.] is not included in the *DFP Arithmetic*, *Quantum Adjustment and Conversion setting FPRF instructions* since it sets FPRF to an undefined value

Instructions tested	Compliance conditions	Expected result
I-5.6.1.FPRF.1 <i>DFP Arithmetic, Quantum A</i> NaN result	djustment and Conversion setting FPRF ins	tructions set FPRF correctly for Signaling
DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions	Result value class is Signaling NaN	FPRF = 00001
I-5.6.1.FPRF.2 DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions set FPRF correctly for Quiet NaN result		

Instructions tested	Compliance conditions	Expected result
DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions	Result value class is Quiet NaN	FPRF = 10001
I-5.6.1.FPRF.3 <i>DFP Arithmetic, Quantum A</i> result	djustment and Conversion setting FPRF ins	tructions set FPRF correctly for Infinity
DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions	Result value class is Infinity	FPRF = 01001
I-5.6.1.FPRF.4 DFP Arithmetic, Quantum A	djustment and Conversion setting FPRF ins	tructions set correctly for Normalized result
DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions	Result value class is Normalized Number	FPRF = 01000
I-5.6.1.FPRF.5 <i>DFP Arithmetic, Quantum A</i> Number result	djustment and Conversion setting FPRF ins	tructions set FPRF correctly for Subnormal
DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions	Result value class is Subnormal Number	FPRF = 11000
I-5.6.1.FPRF.6 DFP Arithmetic, Quantum A	djustment and Conversion setting FPRF ins	tructions set FPRF correctly for Zero result
DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions	Result value class is Zero	FPRF = 10010
I-5.6.1.FPRF. 7 DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions set FPRF correctly for +Zero result		
DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions	Result value class is +Zero	FPRF = 00010
I-5.6.1.FPRF.8 DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions set FPRF correctly for +Subnormal Number result		
DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions	Result value class is +Subnormal Number	FPRF = 10100
I-5.6.1.FPRF.9 DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions set FPRF correclyt for +Normalized result		
DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions	Result value class is +Normalized Number	FPRF = 00100
I-5.6.1.FPRF.10 DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions set FPRF correctly for +Infinity result		
DFP Arithmetic, Quantum Adjustment and Conversion setting FPRF instructions	Result value class is +Infinity	FPRF = 00101

6.2.3. Setting CR1

<u>DFP Arithmetic, Quantum Adjustment and Conversion recording instructions:</u> dadd. daddq. dsub. dsubq. dmul. dmulq. ddiv. ddivq. dquai. dquaiq. dqua, dquaq. drrnd. drrndq. drintx. drintxq. drintn. drintnq. dctdp. dctqpq. drsp. drdpq. dcffix. dcffixq. dctfix.

Instructions tested	Compliance conditions	Expected result
I-5.6.1.CR1.1 <i>DFP Arithmetic, Quantum Adjustment and Conversion recording instructions</i> , set CR1 field (bits 36:39 of the CR) to the FP exception status, copied from bits 32:35 of the FPSCR.		
DFP Arithmetic, Quantum Adjustment and Conversion recording instructions	Rc = 1	CR1 = FPSCR _{32:35}
I-5.6.1.CR1.2 Non-recording instructions dont change the CR1 field		
DFP Arithmetic, Quantum Adjustment and Conversion recording instructions	Rc = 0	CR1 unchanged

6.2.4. Correct Computations

Instructions tested	Compliance conditions	Expected result
I-5.6.1.Comp. 1 DFP Arithmetic, Quantum	Adjustment and Conversion Instructions per	form correct computations

Instructions tested	Compliance conditions	Expected result
DFP Arithmetic Instructions	No exception occurs	Correct result of operation
DFP Quantum Adjustment Instructions		
DFP Conversion Instructions		

6.2.5. Rounding modes

Instructions tested	Compliance conditions	Expected result
I-5.6.1.Round.1 Round to Nearest, Ties to	Even	
Representative of	DRN = 000	Rounding is performed according to Round
DFP Arithmetic Instructions	No exception occurs	to Nearest, Ties to Even mode
DFP Quantum Adjustment Instructions	Result is numeric	
DFP Conversion Instructions	Numeric operands	
I-5.6.1.Round.2 Round toward 0 mode		
Representative of	DRN = 001	Rounding is performed according to Round toward 0 mode
DFP Arithmetic Instructions	No exception occurs	toward o mode
DFP Quantum Adjustment Instructions	Result is numeric	
DFP Conversion Instructions	Numeric operands	
I-5.6.1.Round.3 Round toward +Infinity mo	de	
Representative of	DRN = 010	Rounding is performed according to Round
DFP Arithmetic Instructions	No exception occurs	toward +Infinity mode
DFP Quantum Adjustment Instructions	Result is numeric	
DFP Conversion Instructions	Numeric operands	
I-5.6.1.Round.4 Round toward Infinity mod	e	
Representative of	DRN = 011	Rounding is performed according to Round toward
DFP Arithmetic Instructions	No exception occurs	
DFP Quantum Adjustment Instructions	Result is numeric	Infinity mode
DFP Conversion Instructions	Numeric operands	
I-5.6.1.Round.5 Round to Nearest, Ties aw	ray from 0 mode	
Representative of	DRN = 100	Rounding is performed according to Round
DFP Arithmetic Instructions	No exception occurs	to Nearest, Ties away from 0 mode
DFP Quantum Adjustment Instructions	Result is numeric	
DFP Conversion Instructions	Numeric operands	
I-5.6.1.Round.6 Round to Nearest, Ties to	vard 0 mode	
Representative of	DRN = 101	Rounding is performed according to Round
DFP Arithmetic Instructions	No exception occurs	to Nearest, Ties toward 0 mode
DFP Quantum Adjustment Instructions	Result is numeric	
DFP Conversion Instructions	Numeric operands	
I-5.6.1.Round.7 Round away from 0 mode		
Representative of	DRN = 110	Rounding is performed according to Round
DFP Arithmetic Instructions	No exception occurs	away from 0 mode

Instructions tested	Compliance conditions	Expected result
DFP Quantum Adjustment Instructions	Result is numeric	
DFP Conversion Instructions	Numeric operands	
I-5.6.1.Round.8 Round to Prepare for Shorter Precision mode		
Representative of	DRN = 111	Rounding is performed according to Round
DFP Arithmetic Instructions	No exception occurs	to Prepare for Shorter Precision mode
DFP Quantum Adjustment Instructions	Result is numeric	
DFP Conversion Instructions	Numeric operands	

6.3. DFP Compare Instructions

Architecture sections:

I- 5.6.2 DFP Compare Instructions

Scenario groups:

• Setting CR field BF and FPCC

6.3.1. Setting CR field BF and FPCC

Instructions tested	Compliance conditions	Expected result	
I-5.6.2.Compare.1 Comparison result is Less Than			
dcmpu dcmpuq dcmpo dcmpoq	(FRA[p]) and (FRB[p]) are not NaNs	FPCC = 1000	
	(FRA[p]) < (FRB[p])	CR _{4xBF:4xBF+3} = 1000	
I-5.6.2.Compare.2 Comparison result is Gr	eater Than		
dcmpu dcmpuq dcmpo dcmpoq	(FRA[p]) and (FRB[p]) are not NaNs	FPCC = 0100	
	(FRA[p]) > (FRB[p])	CR _{4xBF:4xBF+3} = 0100	
I-5.6.2.Compare.3 Comparison result is Eq	I-5.6.2.Compare.3 Comparison result is Equals		
dcmpu dcmpuq dcmpo dcmpoq	(FRA[p]) and (FRB[p]) are not NaNs	FPCC = 0010	
	(FRA[p]) = (FRB[p])	CR _{4xBF:4xBF+3} = 0010	
I-5.6.2.Compare.4 Ordered Comparison when at least one operand is NaN (SNaN or QNaN)			
dcmpo dcmpoq	(FRA[p]) = NaN or (FRB[p]) = NaN	FPCC = 0001	
		CR _{4xBF:4xBF+3} = 0001	
I-5.6.2.Compare.5 Unordered Comparison when at least one operand is QNaN and the other differs from SNaN			
dcmpu dcmpuq	(FRA[p]) and (FRB[p]) are not SNaNs	FPCC = 0001	
	(FRA[p]) = QNaN or (FRB[p]) = QNaN	CR _{4xBF:4xBF+3} = 0001	
I-5.6.2.Compare.6 Unordered Comparison when at least one operand is SNaN			
dcmpu dcmpuq	(FRA[p]) = SNaN or (FRB[p]) = SNaN	FPCC = unchanged	
		CR _{4xBF:4xBF+3} = unchanged	

6.4. DFP Test Instructions

Architecture sections:

I- 5.6.3 DFP Test Instructions

Scenario groups:

Setting CR field BF and FPCC

6.4.1. Setting CR field BF and FPCC

Instructions tested	Compliance conditions	Expected result	
I-5.6.3.Test.1 The DFP test data class instructions set FPCC and CR field BF to indicate positive operand in FRA[p] and the data class of FRA[p] doesnt match the data class specified by DCM			
dtstdc dtstdcq	FRA[p] is positive with no match to DCM	M FPCC = 0000	
		CR _{4xBF:4xBF+3} = 0000	
I-5.6.3.Test.2 The DFP test data class of FRA[p] matches the data	class instructions set FPCC and CR field BF to ind a class specified by DCM	icate positive operand in FRA[p] and the data	
dtstdc dtstdcq	FRA[p] is positive with match to DCM	FPCC = 0010	
		$CR_{4xBF:4xBF+3} = 0010$	
I-5.6.3.Test.3 The DFP test data class of FRA[p] doesnt match the	class instructions set FPCC and CR field BF to ind e data class specified by DCM	icate negative operand in FRA[p] and the data	
dtstdc dtstdcq	FRA[p] is negative with no match to DC	M FPCC = 1000	
		CR _{4xBF:4xBF+3} = 1000	
I-5.6.3.Test.4 The DFP test data class of FRA[p] matches the data	class instructions set FPCC and CR field BF to ind a class specified by DCM	icate negative operand in FRA[p] and the data	
dtstdc dtstdcq	FRA[p] is negative with match to DCM	FPCC = 1010	
		CR _{4xBF:4xBF+3} = 1010	
I-5.6.3.Test.5 The DFP test data group of FRA[p] doesnt match th	group instructions set FPCC and CR field BF to inc e data class specified by DGM	dicate positive operand in FRA[p] and the data	
dtstdg dtstdgq	FRA[p] is positive with no match to DGM	M FPCC = 0000	
		CR _{4xBF:4xBF+3} = 0000	
I-5.6.3.Test.6 The DFP test data group of FRA[p] matches the dat	group instructions set FPCC and CR field BF to inca class specified by DGM	dicate positive operand in FRA[p] and the data	
dtstdg dtstdgq	FRA[p] is positive with match to DGM	FPCC = 0010	
		CR _{4xBF:4xBF+3} = 0010	
I-5.6.3.Test.7 The DFP test data group of FRA[p] doesnt match th	group instructions set FPCC and CR field BF to inc e data class specified by DGM	licate negative operand in FRA[p] and the data	
dtstdg dtstdgq	FRA[p] is negative with no match to DG	M FPCC = 1000	
		CR _{4xBF:4xBF+3} = 1000	
I-5.6.3.Test.8 The DFP test data group of FRA[p] matches the dat	group instructions set FPCC and CR field BF to inc a class specified by DGM	dicate negative operand in FRA[p] and the data	
dtstdg dtstdgq	FRA[p] is negative with match to DGM	FPCC = 1010	
		CR _{4xBF:4xBF+3} = 1010	
I-5.6.3.Test.9 DFP Test Exponen operands is less than	t instructions set the FPCC and CR field BF when t	the comparison result of the exponents of the	
dtstex dtstexq	FRA[p] and FRB[p] are finite numbers	FPCC = 1000	
	(including zeros) Exponent of FRA[p] is less than the exponent of FRB[p]	CR _{4xBF:4xBF+3} = 1000	
I-5.6.3.Test.10 DFP Test Expone operands is greater than	nt instructions set the FPCC and CR field BF when	the comparison result of the exponents of the	
dtstex dtstexq	FRA[p] and FRB[p] are finite numbers (including zeros)	FPCC = 0100	

Instructions tested	Compliance conditions	Expected result	
	Exponent of FRA[p] is greater than the exponent of FRB[p]	CR _{4xBF:4xBF+3} = 0100	
I-5.6.3.Test.11 DFP Test Exponent instructi finite numbers operands is equal	l-5.6.3.Test.11 DFP Test Exponent instructions set the FPCC and CR field BF when the comparison result of the exponents of the finite numbers operands is equal		
dtstex dtstexq	FRA[p] and FRB[p] are finite numbers (including zeros)	FPCC = 0010	
	Exponent of FRA[p] equals to the exponent of FRB[p]	CR _{4xBF:4xBF+3} = 0010	
I-5.6.3.Test.12 DFP Test Exponent instruction	ons set the FPCC and CR field BF when the	e operands are equal but are not finite	
dtstex dtstexq	FRA[p] = FRB[p]	FPCC = 0010	
	FRA[p] and FRB[p] are infinities or NaNs	CR _{4xBF:4xBF+3} = 0010	
I-5.6.3.Test.13 DFP Test Exponent instruction	ons set the FPCC and CR field BF when the	e operands are different but not finite	
dtstex dtstexq	FRA[p] != FRB[p]	FPCC = 0001	
	FRA[p] and FRB[p] are infinities or NaNs	CR _{4xBF:4xBF+3} = 0001	
	uctions set the FPCC and CR field BF when ace (which is the contents of bits 58:63 of FR		
dtstsf dtstsfq dtstsfi dtstsfiq	FRB[p] is a finite number (including zeros)	FPCC = 0100	
	The number of significant digits in FRB[p] is less than the reference significance	CR _{4xBF:4xBF+3} = 0100	
	reference significance != 0		
	uctions set the FPCC and CR field BF when sfq and is the UMI value for dtstsfi dtstsfiq) i		
dtstsf dtstsfq dtstsfi dtstsfiq	FRB[p] is a finite number (including zeros)	FPCC = 0100	
	reference significance = 0	CR _{4xBF:4xBF+3} = 0100	
	uctions set the FPCC and CR field BF when cance (which is the contents of bits 58:63 of		
dtstsf dtstsfq dtstsfi dtstsfiq	FRB[p] is a finite number (including zeros)	FPCC = 1000	
	The number of significant digits in FRB[p] is greater than the reference significance	CR _{4xBF:4xBF+3} = 1000	
	reference significance != 0		
	actions set the FPCC and CR field BF when the which is the contents of bits 58:63 of FRA		
dtstsf dtstsfq dtstsfi dtstsfiq	FRB[p] is a finite number (including zeros)	FPCC = 0010	
	The number of significant digits in FRB[p] equals to the reference significance	CR _{4xBF:4xBF+3} = 0010	
	reference significance != 0		
I-5.6.3.Test.18 DFP Test Significance instru	uctions set the FPCC and CR field BF when	the FRB[p] is an Infinity or a NaN	
dtstsf dtstsfq dtstsfi dtstsfiq	FRB[p] is infinity or NaN	FPCC = 0001	
		$CR_{4xBF:4xBF+3} = 0001$	

6.5. DFP Format Instructions

Architecture sections:

I- 5.6.6 DFP Format Instructions

Scenario groups:

- Setting CR1
- Setting FPRF
- Setting FR and FI
- Correct Computations

6.5.1. Setting CR1

<u>DFP Format Recording Instructions:</u> ddedpd. ddedpdq. denbcd. denbcdq. dxex. dxexq. diex. diexq. dscli. dscliq. dscri. dscriq.

Instructions tested	Compliance conditions	Expected result
I-5.6.6.CR1.1 <i>DFP Format Recording Instructions</i> , set CR1 field (bits 36:39 of the CR) to the FP exception status, copied from bits 32:35 of the FPSCR.		
DFP Format Recording Instructions	Rc = 1	CR1 = FPSCR _{32:35}
I-5.6.1.CR1.2 Non-recording instructions don't change the CR1 field		
DFP Format Recording Instructions	Rc = 0	CR1 unchanged

6.5.2. Setting FPRF

Note: The tests in this section assume no exceptions occurrences

Instructions tested	Compliance conditions	Expected result	
I-5.6.6.FPRF.1 DFP Encode BCD To DPD instruction sets FPRF correctly for Signaling NaN result			
denbcd[.] denbcdq[.]	Result value class is Signaling NaN	FPRF = 00001	
I-5.6.6.FPRF.2 DFP Encode BCD To DPD i	nstruction sets FPRF correctly for Quiet Na	N result	
denbcd[.] denbcdq[.]	Result value class is Quiet NaN	FPRF = 10001	
I-5.6.6.FPRF.3 DFP Encode BCD To DPD i	nstruction sets FPRF correctly for -Infinity re	esult	
denbcd[.] denbcdq[.]	Result value class is -Infinity	FPRF = 01001	
I-5.6.6.FPRF.4 DFP Encode BCD To DPD i	nstruction sets correctly for -Normalized res	sult	
denbcd[.] denbcdq[.]	Result value class is -Normalized Number	FPRF = 01000	
I-5.6.6.FPRF.5 DFP Encode BCD To DPD i	I-5.6.6.FPRF.5 DFP Encode BCD To DPD instruction sets FPRF correctly for -Subnormal Number result		
denbcd[.] denbcdq[.]	Result value class is -Subnormal Number	FPRF = 11000	
I-5.6.6.FPRF.6 DFP Encode BCD To DPD i	nstruction sets FPRF correctly for -Zero res	sult	
denbcd[.] denbcdq[.]	Result value class is -Zero	FPRF = 10010	
I-5.6.6.FPRF. 7 DFP Encode BCD To DPD	instruction sets FPRF correctly for +Zero re	esult	
denbcd[.] denbcdq[.]	Result value class is +Zero	FPRF = 00010	
I-5.6.6.FPRF.8 DFP Encode BCD To DPD i	I-5.6.6.FPRF.8 DFP Encode BCD To DPD instruction sets FPRF correctly for +Subnormal Number result		
denbcd[.] denbcdq[.]	Result value class is +Subnormal Number	FPRF = 10100	
I-5.6.6.FPRF.9 DFP Encode BCD To DPD i	nstruction sets FPRF correctly for +Normal	ized result	
denbcd[.] denbcdq[.]	Result value class is +Normalized Number	FPRF = 00100	

Instructions tested	Compliance conditions	Expected result
I-5.6.6.FPRF.10 DFP Encode BCD To DPD instruction sets FPRF correctly for +Infinity result		
denbcd[.] denbcdq[.]	Result value class is +Infinity	FPRF = 00101

6.5.3. Setting FR and FI

Instructions tested	Compliance conditions	Expected result
I-5.6.6.FPRF.1 DFP Encode BCD To DPD	instruction always sets FR and FI to 0	
denbcd[.] denbcdq[.]		FR = 0
		FI = 0

6.5.4. Correct Computations

<u>DFP Format Instructions:</u> ddedpd[.] ddedpdq[.] denbcd[.] denbcdq[.] dxex[.] dxexq[.] diex[.] diexq[.] dscli[.] dscliq[.] dscriq[.]

Instructions tested	Compliance conditions	Expected result
I-5.6.6.Comp.1 DFP Format Instructions perform correct computations		
DFP Format Instructions	No exception occurs	Correct result of operation

7. Vector Facility (Chapter I.6)

Table of Contents

7.1. Vector Storage Access Instructions	88
7.2. Vector Permute and Formatting Instructions	89
7.3. Vector Integer Instructions	90
7.4. Vector Floating-Point Instruction Set	92
7.5. Vector Exclusive-OR-based Instructions	97
7.6. Vector Gather Instruction	. 98
7.7. Vector Count Leading or Trailing Zeros and Vector Extract Element Instructions	98
7.8. Vector Population Count Instructions	99
7.9. Vector Bit Permute Instructions	99
7.10. Decimal Integer Instructions	99
7.11. Vector Status and Control Register Instructions	102

7.1. Vector Storage Access Instructions

Architecture sections:

I-6.7 Vector Storage Access Instructions

Scenario groups:

- Correct Loading data into VRT
- Correct Storing data in storage addressed by EA
- Storage Access Exceptions

Guideline: each scenario in this section should be tested in both Big-Endian and Little-Endian mode

7.1.1. Correct Loading of data into VRT

Architecture sections:

- I-6.7.2 Vector Load Instructions
- I-6.7.4 Vector Alignment Support Instructions

Vector Load and Alignment Support Instructions: Ivebx Ivebx Ivebx Ivex Ivx IvxI IvsI Ivsr

Instructions tested	Compliance conditions	Expected result
I-6.7.VRT.1 Setting the VRT correctly with the loaded storage addressed by the effective address		
Vector Load and Alignment Support Instructions		Correct data is loaded into the target register

7.1.2. Stored data in storage addressed by EA

Architecture sections:

I-6.7.3 Vector Store Instructions

Vector Store Instructions: stvebx stvehx stvewx stvx stvxl

Instructions tested	Compliance conditions	Expected result
I-6.7.3.Store.1 Storing the data correctly in the storage memory addressed by the effective address		
Vector Store Instructions		Storing the data correctly in the memory storage addressed by the effective address

7.1.3. Storage Access Exceptions

Instructions tested	Compliance conditions	Expected result
I-6.7.3.StorageEx.1 A system data storage storage	error handler will be invoked when an instru	action attempts to access unavailable
Vector Load and Alignment Support Instructions	The program is not allowed to modify the target storage (Store only) or the program attempts to access storage that is unavail-	system data storage
Vector Store Instructions	able.	error richarder is invoked

7.2. Vector Permute and Formatting Instructions

Architecture sections:

I-6.8 Vector Permute and Formatting Instructions

Scenario groups:

- Setting SAT bit
- · Correct computations

7.2.1. Setting SAT bit

Architecture sections:

• I-6.8.1 Vector Pack and Unpack Instructions

<u>Vector pack saturating instructions:</u> vpksdss vpksdus vpkshss vpkshus vpkswss vpkswus vpkudus vpkuhus vpkuwus

Instructions tested	Compliance conditions	Expected result	
I-6.8.1.SAT.1 Vector pack saturating instruc	I-6.8.1.SAT.1 Vector pack saturating instructions set SAT bit in the VSCR to 1 when their result saturates		
Vector pack saturating instructions	The result is saturated	SAT = 1	
I-6.8.1.SAT.2 Vector pack saturating instructions dont change SAT when their result is not saturated even if it was turned on SAT is a sticky bit			
Vector pack saturating instructions	SAT = 1	SAT = 1	
	Result is not saturated		
I-6.8.1.SAT.3 Vector pack saturating instructions dont change SAT when their result is not saturated and it was turned off			
Vector pack saturating instructions	SAT = 0	SAT = 0	
	Result is not saturated		

7.2.2. Correct computations

<u>Vector pack and unpack instructions (section I-6.8.1):</u> vpkpx vpksdss vpksdus vpkshss vpkshus vpkswss vpkswus vpkudum vpkuhum vpkuhus vpkuwus vpkuwum vupkhpx vupklsb vupklsb vupklsb vupklsb vupklsb

<u>Vector merge instructions (section I-6.8.2):</u> vmrghb vmrghb vmrglb vmrghw vmrg

Vector splat instructions (section I-6.8.3): vspltb vspltw vsplth vspltisb vspltish vspltisw

Vector permute instructions (section I-6.8.4): vperm vpermr

Vector select instructions (section I-6.8.5): vsel

Vector shift instructions (section I-6.8.6): vsl vsldoi vslo vsr vsro vslv vsrv

Vector extract element instructions (section I-6.8.7): vextractub

Vector insert element instructions (section I-6.8.8): vinsertb vinserth vinsertw vinsertd

Instructions tested	Compliance conditions	Expected result
I-6.8.Computation.1 Result of instructions computation is correct		
Vector pack and unpack instructions		Correct result in the VRT
Vector merge instructions		
Vector splat instructions		
Vector permute instructions		
Vector select instructions		
Vector shift instructions		
Vector extract element instructions		
Vector insert element instructions		

7.3. Vector Integer Instructions

Architecture sections:

I-6.9 Vector Integer Instructions

Scenario groups:

- Setting SAT bit
- Setting CR field 6
- Correct Computations

7.3.1. Setting SAT bit

Architecture sections:

• I-6.9.1 Vector Integer Arithmetic Instructions

<u>Vector Integer Arithmetic Saturating Instructions:</u> vaddshs vaddshs vaddshs vaddubs vaddubs vaddubs vaddubs vaddubs vsubshs vsum4shs vsum4

Instructions tested	Compliance conditions	Expected result
I-6.9.1.SAT.1 Vector Integer Arithmetic Saturating Instructions set SAT bit in the VSCR to 1 when their result saturates		
Vector Integer Arithmetic Saturating Instructions	The result is saturated	SAT = 1
I-6.9.1.SAT.2 Vector Integer Arithmetic Sat turned on SAT is a sticky bit	urating Instructions dont change SAT when t	their result is not saturated even if it was
Vector Integer Arithmetic Saturating	SAT = 1	SAT = 1
Instructions	Result is not saturated	
I-6.9.1.SAT.3 Vector Integer Arithmetic Saturating Instructions dont change SAT when their result is not saturated and it was turned off		
Vector Integer Arithmetic Saturating	SAT = 0	SAT = 0
Instructions	Result is not saturated	

7.3.2. Setting CR field 6

Architecture sections:

I-6.9.3 Vector Integer Compare Instructions

<u>Vector Integer Compare Recording Instructions:</u> vcmpequb. vcmpequb. vcmpequb. vcmpequb. vcmpequb. vcmpequb. vcmpequb. vcmpgtsb. vcmpgtsb. vcmpgtsb. vcmpgtsb. vcmpgtsb. vcmpgtsb. vcmpneb. vcmp

Instructions tested	Compliance conditions	Expected result
I-6.9.3.CR.1 CR field 6 is set by <i>Vector Integer Compare Recording Instructions</i> to reflect the result of the comparison when it is true for all the element pairs		
Vector Integer Compare Recording Instructions	The result of comparison is true for all the element pairs (VRT is set to all 1s)	(CR field 6) _{0:3} = 1000
I-6.9.3.CR.2 CR field 6 is set by <i>Vector Integer Compare Recording Instructions</i> to reflect the result of the comparison when it is false for all the element pairs		
Vector Integer Compare Recording Instructions	The result of comparison is false for all the element pairs (VRT is set to all 0s)	(CR field 6) _{0:3} = 0010
I-6.9.3.CR.3 CR field 6 is set by <i>Vector Integer Compare Recording Instructions</i> to reflect the result of the comparison when it is neither true for all element pairs nor false for all the element pairs		
Vector Integer Compare Recording Instructions	VRT includes both 0s and 1s	(CR field 6) _{0:3} = 0000

7.3.3. Correct computations

Vector Integer Arithmetic Instructions (I-6.9.1): vaddcuw vaddshs vaddsbs vaddsws vaddudm vaddubm vaddubm vadduwm vaddubs vadduws vadduhs vadduqm vaddcuq vaddeuqm vaddecuq vsubcuw vsubshs vsubsbs vsubsws vsububm vsubuhm vsubudm vsubuwm vsububs vsubuws vsubuhs vsubuqm vsubcuq vsubeuqm vsubecuq vmulesb vmulosb vmuleub vmuloub vmulesh vmulosh vmuleuh vmulouh vmulesw vmulosw vmuleuw vmulouw vmuluwm vmhaddshs vmladduhm vmsumubm vmsummbm vmsumshm vmsumshs vmsumuhm vmsumubm vmsumudm vsumsws vsum2sws vsum4sbs vsum4shs vsum4ubs vnegw vnegd

<u>Vector Extend Sign Instructions (I-6.9.2):</u> vextsb2w vextsh2w vextsb2d vextsh2d vextsw2d

Vector Integer Average Instructions (I-6.9.2.1): vavgsb vavgsw vavgsh vavgub vavgub vavguw

Vector Integer Absolute Difference Instructions (I-6.9.2.2): vabsdub vabsduh vabsduw

<u>Vector Integer Maximum and Minimum Instructions (I-6.9.2.3):</u> vmaxsb vmaxub vmaxsd vmaxud vmaxsh vmaxuh vmaxsw vmaxuw vminsb vminub vminsd vminud vminsh vminuh vminsw vminuw

<u>Vector Integer Compare Instructions (I-6.9.3):</u> vcmpequb[.] vcmpequh[.] vcmpequw[.] vcmpequw[.] vcmpgtsb[.] vcmpgtsb[.] vcmpgtsb[.] vcmpgtsb[.] vcmpgtsb[.] vcmpneb[.] vcmpneb[

Vector Logical Instructions (I-6.9.4): vand veqv vandc vnand vorc vor vnor vxor

Vector Parity Byte Instructions (I-6.9.5): vprtybw vprtybd vprtybg

<u>Vector Integer Rotate and Shift Instructions (I-6.9.6):</u> vrlb vrlw vrlh vrld vslb vslw vslh vsld vsrb vsrw vsrh vsrab vsraw vsrah vsrad vrlwnm vrlwmi vrldmi

Instructions tested	Compliance conditions	Expected result
I-6.9.Computation.1 Result of instructions computation is correct		
Vector Integer Arithmetic Instructions		Correct result computation
Vector Extend Sign Instructions		
Vector Integer Average Instructions		
Vector Integer Absolute Difference Instructions		
Vector Integer Maximum and Minimum Instructions		
Vector Integer Compare Instructions		
Vector Logical Instructions		
Vector Parity Byte Instructions		
Vector Integer Rotate and Shift Instructions		

7.4. Vector Floating-Point Instruction Set

Architecture sections:

- I-6.10 Vector Floating-Point Instruction Set
- I-6.6.2 Vector Floating-Point Exceptions

Scenario groups:

- Setting SAT bit
- Setting CR field 6
- Correct Computations
- NaN Operand exception
- Invalid Operation Exception
- Zero Divide Exception
- Log of Zero Exception

- Overflow Exception
- Underflow Exception
- Rounding Modes
- · Exceptions with denormalized values

7.4.1. Setting SAT bit

Architecture sections:

I-6.10.3 Vector Floating-Point Rounding and Conversion Instructions

<u>Vector Floating-Point Convert Saturating Instructions:</u> vctsxs vctuxs

Instructions tested	Compliance conditions	Expected result	
I-6.10.3.SAT.1 Vector Floating-Point Conve	I-6.10.3.SAT.1 Vector Floating-Point Convert Saturating Instructions set SAT bit in the VSCR to 1 when their result saturates		
Vector Floating-Point Convert Saturating Instructions	The result is saturated	SAT = 1	
I-6.10.3.SAT.2 Vector Floating-Point Conve was turned on SAT is a sticky bit	rt Saturating Instructions dont change SAT	when their result is not saturated even if it	
Vector Floating-Point Convert Saturating Instructions	SAT = 1	SAT = 1	
Instructions	Result is not saturated		
I-6.10.3.SAT.3 Vector Floating-Point Convert Saturating Instructions dont change SAT when their result is not saturated and it was turned off			
Vector Floating-Point Convert Saturating	SAT = 0	SAT = 0	
Instructions	Result is not saturated		

7.4.2. Setting CR field 6

Architecture sections:

• I-6.10.4 Vector Floating-Point Compare Instructions

Instructions tested	Compliance conditions	Expected result	
I-6.10.4.CR.1 CR field 6 is set by vector compare bounds floating-point instruction to indicate whether the elements in VRA are within the bounds specified by the corresponding elements in VRB			
vcmpbfp.	Rc = 1	(CR field 6) _{0:3} = 0010	
	All four elements in VRA are within the bounds specified by the corresponding elements in VRB		
I-6.10.4.CR.2 CR field 6 is set by vector compare bounds floating-point instruction to indicate whether the elements in VRA are not within the bounds specified by the corresponding elements in VRB			
vcmpbfp.	Rc = 1	(CR field 6) _{0:3} = 0000	
	Not all four elements in VRA are within the bounds specified by the corresponding elements in VRB		
I-6.10.4.CR.3 CR field 6 is set by Vector floating-point not bounding compare Recording Instructions to reflect the result of the comparison when it is true for all the element pairs			
vcmpeqfp. vcmpgefp. vcmpgtfp.	Rc = 1	(CR field 6) _{0:3} = 1000	
	The result of comparison is true for all the element pairs (VRT is set to all 1s)		

Instructions tested	Compliance conditions	Expected result
I-6.10.4.CR.4 CR field 6 is set by Vector floating-point not bounding compare Recording Instructions to reflect the result of the comparison when it is false for all the element pairs		
vcmpeqfp. vcmpgefp. vcmpgtfp.	Rc = 1	(CR field 6) _{0:3} = 0010
	The result of comparison is false for all the element pairs (VRT is set to all 0s)	
I-6.10.4.CR.5 CR field 6 is set by Vector floating-point not bounding compare Recording Instructions to reflect the result of the comparison when it is neither true for all element pairs nor false for all the element pairs		
vcmpeqfp. vcmpgefp. vcmpgtfp.	Rc = 1	(CR field 6) _{0:3} = 0000
	VRT includes both 0s and 1s	

7.4.3. Correct Computations

Vector Floating-Point Arithmetic Instructions (I-6.10.1): vaddfp vsubfp vmaddfp vnmsubfp

Vector Floating-Point Maximum and Minimum Instructions (I-6.10.2): vmaxfp vminfp

<u>Vector Floating-Point Rounding and Conversion Instructions (I-6.10.3):</u> vctsxs vctuxs vcfsx vcfux vrfim vrfip vrfiz

<u>Vector Floating-Point Compare Instructions (I-6.10.4):</u> vcmpbfp[.] vcmpgfp[.] vcmpgtfp[.]

<u>Vector Floating-Point Estimate Instructions (I-6.10.5):</u> vexptefp vlogefp vrefp vrsqrtefp

Instructions tested	Compliance conditions	Expected result	
I-6.10.Computation.1 Result of instructions	I-6.10.Computation.1 Result of instructions computation is correct		
Vector Floating-Point Arithmetic Instruc- tions		Correct result computation	
Vector Floating-Point Maximum and Minimum Instructions			
Vector Floating-Point Rounding and Conversion Instructions			
Vector Floating-Point Compare Instructions			
Vector Floating-Point Estimate Instructions			

7.4.4. NaN Operand exception

<u>Vector instructions that would normally produce floating-point results:</u> vaddfp vsubfp vmaddfp vnmsubfp vmaxfp vminfp vexptefp vlogefp vrefp vrsqrtefp vcfsx vcfux vrfim vrfin vrfip vrfiz

Vector Convert to Fixed-Point Word instructions: vctsxs vctuxs

<u>Vector Compare Bounds Floating-Point instruction:</u> vcmpbfp[.]

Other Vector Floating-Point Compare Instructions: vcmpeqfp[.] vcmpqefp[.] vcmpqtfp[.]

Note: In all cases, if the selected source NaN is a signaling NaN, it is converted to the corresponding Quiet NaN before being placed into the target element.

Instructions tested	Compliance conditions	Expected result	
I-6.6.2.NaN.1 For <i>vector instructions that would normally produce floating-point results</i> if the element in the selected source VRA or VRB or VRC is a NaN then the result is that NaN			
Representative of vector instructions that would normally produce floating-point results	VRA = NaN , or VRB = NaN or VRC = NaN	Result equals the source NaN. If more than one operand is NaN, the result equals the first NaN according to Alphabetical order	
I-6.6.2.NaN.2 For <i>vector instructions that w</i> then the result is QNaN 0x7FC0_0000	I-6.6.2.NaN.2 For vector instructions that would normally produce floating-point results if there is an invalid operation exception then the result is QNaN 0x7FC0_0000		
Representative of vector instructions that would normally produce floating-point results	Invalid operation exception occurs	Result is the QNaN 0x7FC0_0000	
I-6.6.2.NaN.3 For Vector Convert to Fixed-affected	I-6.6.2.NaN.3 For <i>Vector Convert to Fixed-Point Word instructions</i> , the corresponding result is 0x0000_0000, and VSCR _{SAT} is not affected		
Representative of Vector Convert to Fixed-Point Word instructions	A source value is NaN	Result is 0x0000_0000 VSCR _{SAT} is not affected	
I-6.6.2.NaN.4 For Vector Compare Bounds Floating-Point instruction, the corresponding result is 0xC000_0000			
Vector Compare Bounds Floating-Point instruction	A source value is NaN	Result is 0xC000_0000	
I-6.6.2.NaN.5 For the Other Vector Floating-Point Compare Instructions, the corresponding result is 0x0000_0000			
Representative of Other Vector Floating- Point Compare Instructions	A source value is NaN	Result is 0x0000_0000	

7.4.5. Invalid Operation Exception

Instructions tested	Compliance conditions	Expected result
I-6.6.2.IOE.1 An Invalid Operation Exception occurs when a source value or set of source values is invalid for the specified operation.		
Representative of vector instructions that would normally produce floating-point results	Magnitude subtraction of infinities Multiplication of infinity by zero square root estimate of a negative, nonzero number or -infinity. estimate of a negative, nonzero number or -infinity.	Result is 0x7FC0_0000

7.4.6. Zero Divide Exception

Instructions tested	Compliance conditions	Expected result
I-6.6.2.ZDE.1 A Zero Divide Exception occurs when a Vector Reciprocal Estimate Floating-Point or Vector Reciprocal Square Root Estimate Floating-Point instruction is executed with a source value of zero. The corresponding result is an infinity, where the sign is the sign of the source value.		
vrefp vrsqrtefp		Result is an infinity, where the sign <i>is the</i> sign of the source value.

7.4.7. Log of Zero Exception

Instructions tested	Compliance conditions	Expected result
I-6.6.2.LZE.1 A Log of Zero Exception occurs when a Vector Log Base 2 Estimate Floating-Point instruction is executed with a source value of zero. The corresponding result is -Infinity.		
vlogefp	Source value of zero	Result is -Infinity

7.4.8. Overflow Exception

Instructions tested	Compliance conditions	Expected result	
I-6.6.2.OE.1 Action taken when overflow exception occurs with <i>vector instructions that would normally produce floating-point results</i>			
Representative of vector instructions that would normally produce floating-point results	The magnitude of what would have been the result if the exponent range were unbounded exceeds that of the largest finite floating-point number for the target floating-point format.	Result is an infinity, where the sign is the sign of the intermediate result.	
I-6.6.2.OE.2 Action taken when overflow exvalue	I-6.6.2.OE.2 Action taken when overflow exception occurs with vector convert to unsigned fixed-point word with positive source value		
vctuxs	Source value is a positive number too large to be represented in the target fixed-point format or source value is a +infinity	Result is 0xFFFF_FFFF VSCR _{SAT} is set to 1	
I-6.6.2.OE.3 Action taken when overflow exception occurs with vector convert to unsigned fixed-point word with negative source value			
vctuxs	Source value is a negative number too large to be represented in the target fixed-point format or -infinity	Result is 0x0000_0000 VSCR _{SAT} is set to 1	
I-6.6.2.OE.4 Action taken when overflow exception occurs with vector convert to signed fixed-point word with positive source value			
vctsxs	Source value is a positive number too large to be represented in the target fixed-point format or source value is a +infinity	Result is 0x7FFF_FFFF VSCR _{SAT} is set to 1	
I-6.6.2.OE.5 Action taken when overflow exception occurs with vector convert to signed fixed-point word with negative source value			
vctsxs	Source value is a negative number too large to be represented in the target fixed-point format or -infinity	Result is 0x8000_0000 VSCR _{SAT} is set to 1	

7.4.9. Underflow Exception

Instructions tested	Compliance conditions	Expected result
I-6.6.2.UE.1 Action taken when underflow	exception occurs and VSCR _{NJ} =0	
Representative of vector instructions that would normally produce floating-point results	VSCR _{NJ} =0 Nonzero intermediate result computed as though both the precision and the exponent range were unbounded is less in magnitude than the smallest normalized floating-point number for the target floating-point format (underflow occurrence)	The corresponding result is the value produced by denormalizing and rounding the intermediate result.
I-6.6.2.UE.2 Action taken when underflow	exception occurs and VSCR _{NJ} =1	
Representative of vector instructions that would normally produce floating-point results	VSCR _{NJ} =1 Nonzero intermediate result computed as though both the precision and the exponent range were unbounded is less in magnitude than the smallest normalized floating-point number for the target floating-point format (underflow occurrence)	The corresponding result is a zero, where the sign is the sign of the intermediate result.

7.4.10. Rounding Modes

Instructions tested	Compliance conditions	Expected result
I-6.10.Rounding.1 Round to Nearest mode		
vrfin vaddfp vsubfp vmaddfp vnmsubfp		Rounding is performed according to Round to Nearest mode
I-6.10.Rounding.2 Round toward zero		
vrfiz vctsxs vctuxs		Rounding is performed according to Round toward zero mode
I-6.10.Rounding.3 Round toward -Infinity		
vrfim		Rounding is performed according to Round toward -Infinity mode
I-6.10.Rounding.4 Round toward +Infinity		
vrfip		Rounding is performed according to
		Round toward +Infinity mode

7.4.11. Exceptions with denormalized values

Instructions tested	Compliance conditions	Expected result	
I-6.6.2.DEN.1 Exceptions that can be caused by a zero source value can be caused by a denormalized source value when VSCR _{NJ} =1.			
Representative of vector instructions that	VSCR _{NJ} =1	Exceptions are caused as if the source is	
would normally produce floating-point results	Denormalized value	zero	
I-6.6.2.DEN.2 Exceptions that can be caused by a nonzero source value cannot be caused by a denormalized source value when VSCR _{NJ} =1.			
Representative of vector instructions that	VSCR _{NJ} =1	Exceptions are not caused as if it is a	
would normally produce floating-point results	Denormalized value	nonzero value source	
I-6.6.2.DEN.3 When VSCR _{NJ} =0 exceptions treat denormalized values as nonzero values			
Representative of vector instructions that	VSCR _{NJ} =0	Exceptions operate with denormalized	
would normally produce floating-point results	Denormalized value	values as nonzero value	

7.5. Vector Exclusive-OR-based Instructions

Architecture sections:

I-6.11 Vector Exclusive-OR-based Instructions

Scenario groups:

Correct Computations

7.5.1. Correct Computations

Vector AES Instructions (I-6.11.1): vcipher vcipherlast vncipher vncipherlast vsbox

Vector SHA-256 and SHA-512 Sigma Instructions (I-6.11.2): vshasigmad vshasigmaw

<u>Vector Binary Polynomial Multiplication Instructions (I-6.11.3):</u> vpmsumb vpmsumd vpmsumw

Vector Permute and Exclusive-OR Instruction (I-6.11.4): vpermxor

Instructions tested	Compliance conditions	Expected result	
I-6.11.Computation.1 Result of instructions	I-6.11.Computation.1 Result of instructions computation is correct		
Vector AES Instructions		Correct result computation	
Vector SHA-256 and SHA-512 Sigma Instructions			
Vector Binary Polynomial Multiplication Instructions			
Vector Permute and Exclusive-OR Instruction			

7.6. Vector Gather Instruction

Architecture sections:

I-6.12 Vector Gather Instruction

Scenario groups:

Correct Computation

7.6.1. Correct Computation

Instructions tested	Compliance conditions	Expected result
I-6.12.Computation.1 Result of instructions computation is correct		
vgbbd		Correct result computation

7.7. Vector Count Leading or Trailing Zeros and Vector Extract Element Instructions

Architecture sections:

- I-6.13 Vector Count Leading Zeros Instructions
- I-6.14 Vector Count Trailing Zeros Instructions
- I-6.14.1 Vector Count Leading/Trailing Zero LSB Instructions
- I-6.14.2 Vector Extract Element Instructions

Scenario groups:

Correct Computations

7.7.1. Correct Computations

Vector Count Leading Zeros Instructions (I-6.13): vclzb vclzw vclzh vclzd

Vector Count Trailing Zeros Instructions (I-6.14): vctzb vctzw vctzh vctzd

Vector Count Leading/Trailing Zero LSB Instructions (I-6.14.1): vclzlsbb vctzlsbb

Vector Extract Element Instructions (I-6.14.2): vextublx vextubrx
Instructions tested	Compliance conditions	Expected result
I-6.13.Computation.1 Result of instructions computation is correct		
Vector Count Leading Zeros Instructions		Correct result computation
Vector Count Trailing Zeros Instructions		
Vector Count Leading/Trailing Zero LSB Instructions		
Vector Extract Element Instructions		

7.8. Vector Population Count Instructions

Architecture sections:

I-6.15 Vector Population Count Instructions

Scenario groups:

Correct Computations

7.8.1. Correct Computations

Instructions tested	Compliance conditions	Expected result
I-6.15.Computation.1 Result of instructions computation is correct		
vpopentb vpopenth vpopentd vpopentw		Correct result computation

7.9. Vector Bit Permute Instructions

Architecture sections:

I-6.16 Vector Bit Permute Instructions

Scenario groups:

Correct Computations

7.9.1. Correct Computations

Instructions tested	Compliance conditions	Expected result
I-6.16.Computation.1 Result of instructions computation is correct		
vbpermd vbpermq		Correct result computation

7.10. Decimal Integer Instructions

Architecture sections:

- I-6.17.1 Decimal Integer Arithmetic Instructions
- I-6.17.2 Decimal Integer Format Conversion Instructions
- I-6.17.3 Decimal Integer Sign Manipulation Instructions
- I-6.17.4 Decimal Integer Shift and Round Instructions
- I-6.17.5 Decimal Integer Truncate Instructions

Scenario groups:

- Setting CR field 6
- Correct Computations

7.10.1. Setting CR field 6

<u>Decimal Integer Arithmetic Instructions (I-6.17.1):</u> bcdadd. bcdsub.

<u>Decimal Integer Format Conversion Instructions (I-6.17.2):</u> bcdcfn. bcdcfz. bcdctn. bcdctz. bcdctsq. bcdctsq. vmul10euq vmul10euq vmul10euq vmul10euq

<u>Decimal Integer Sign Manipulation Instructions (I-6.17.3):</u> bcdcpsgn. bcdsetsgn.

<u>Decimal Integer Shift and Round Instructions (I-6.17.4):</u> bcds. bcdsr.

<u>Decimal Integer Truncate Instructions (I-6.17.5):</u> bcdtrunc. bcdutrunc.

Instructions tested	Compliance conditions	Expected result		
I-6.17.CR.1 CR field 6 is set by Decimal Integer Arithmetic Instructions to reflect the unbounded result when it is equal to zero				
bcdadd. bcdsub.	Unbounded result is equal to zero	(CR field 6) _{0:3} = 0010		
I-6.17.CR.2 CR field 6 is set by Decimal Intand overflows	I-6.17.CR.2 CR field 6 is set by Decimal Integer Arithmetic Instructions to reflect the unbounded result when it is greater than zero and overflows			
bcdadd. bcdsub.	Unbounded result is greater than zero and overflows	(CR field 6) _{0:3} = 0101		
I-6.17.CR.3 CR field 6 is set by Decimal Infand doesnt overflow	teger Arithmetic Instructions to reflect the un	bounded result when it is greater than zero		
bcdadd. bcdsub.	Unbounded result is greater than zero and doesnt overflow	(CR field 6) _{0:3} = 0100		
I-6.17.CR.4 CR field 6 is set by Decimal Infand overflows	reger Arithmetic Instructions to reflect the un	bounded result when it is less than zero		
bcdadd. bcdsub.	Unbounded result is less than zero and overflows	(CR field 6) _{0:3} = 1001		
I-6.17.CR.5 CR field 6 is set by Decimal Int and doesnt overflow	teger Arithmetic Instructions to reflect the un	bounded result when it is less than zero		
bcdadd. bcdsub.	Unbounded result is less than zero and doesnt overflow	(CR field 6) _{0:3} = 1000		
I-6.17.CR.6 CR field 6 is set by Decimal Indigit signed decimal value	teger Arithmetic Instructions if either VR[VRA	A] or VR[VRB] is an invalid encoding of a 31-		
bcdadd. bcdsub.	src1 or src2 is an invalid encoding of a 31-digit signed decimal value	(CR field 6) _{0:3} = 0001		
I-6.17.CR.7 CR field 6 is set by Decimal Int	teger Instructions to reflect source value in V	/R[VRB] is valid and is equal to zero		
bcdcfn. bcdcfz. bcdctsq. bcdsetsgn.	source is equal to zero	(CR field 6) _{0:3} = 0010		
I-6.17.CR.8 CR field 6 is set by Decimal Int	teger Instructions to reflect source value in V	R[VRB] is valid and is greater than zero		
bcdcfn. bcdcfz. bcdctsq. bcdsetsgn.	source is greater than zero	(CR field 6) _{0:3} = 0100		
I-6.17.CR.9 CR field 6 is set by Decimal Integer Instructions to reflect source value in VR[VRB] is valid and is less than zero				
bcdcfn. bcdcfz. bcdctsq. bcdsetsgn.	source is less than zero	(CR field 6) _{0:3} = 1000		
I-6.17.CR.10 CR field 6 is set by Decimal Integer Instructions to reflect source value in VR[VRB] is an invalid encoding of the value				
bcdcfn. bcdcfz. bcdctsq. bcdsetsgn.	source has invalid encoding	(CR field 6) _{0:3} = 0001		
I-6.17.CR.11 CR field 6 is set by Decimal In	nteger Instructions to reflect source value in	VR[VRB] is valid and is equal to zero		
bcdctn. bcdctz. bcdcfsq.	source is equal to zero	(CR field 6) _{0:3} = 0010		
I-6.17.CR.12 CR field 6 is set by Decimal Integer Instructions to reflect source value in VR[VRB] is valid, is greater than zero, and is not too large for target format				

Instructions tested	Compliance conditions	Expected result	
bcdctn. bcdctz. bcdcfsq.	source is greater than zero and is not too large for target format	(CR field 6) _{0:3} = 0100	
I-6.17.CR.13 CR field 6 is set by Decimal Integer Instructions to reflect source value in VR[VRB] is valid, is greater than zero, and is too large for target format			
bcdctn. bcdctz. bcdcfsq.	source is greater than zero and is too large for target format	(CR field 6) _{0:3} = 0101	
I-6.17.CR.14 CR field 6 is set by Decimal I not too large for target format	nteger Instructions to reflect source value in	VR[VRB] is valid, is less than zero, and is	
bcdctn. bcdctz. bcdcfsq.	source is less than zero and is not too large for target format	(CR field 6) _{0:3} = 1000	
I-6.17.CR.15 CR field 6 is set by Decimal I too large for target format	nteger Instructions to reflect source value in	VR[VRB] is valid, is less than zero, and is	
bcdctn. bcdctz. bcdcfsq.	source is less than zero and is too large for target format	(CR field 6) _{0:3} = 1001	
I-6.17.CR.16 CR field 6 is set by Decimal I value	nteger Instructions to reflect source value in	VR[VRB] has an invalid encoding of the	
bcdctn. bcdctz.	source has invalid encoding	(CR field 6) _{0:3} = 0001	
I-6.17.CR.17 CR field 6 is set by Decimal I zero	nteger Instructions to reflect VR[VRA] and V	R[VRB] are valid and the result is equal to	
bcdcpsgn.	result is equal to zero	(CR field 6) _{0:3} = 0010	
I-6.17.CR.18 CR field 6 is set by Decimal I than zero	nteger Instructions to reflect VR[VRA] and V	R[VRB] are valid and the result is greater	
bcdcpsgn.	result is greater than zero	(CR field 6) _{0:3} = 0100	
I-6.17.CR.19 CR field 6 is set by Decimal I than zero	nteger Instructions to reflect VR[VRA] and V	R[VRB] are valid and the result is less	
bcdcpsgn.	result is less than zero	(CR field 6) _{0:3} = 1000	
I-6.17.CR.20 CR field 6 is set by Decimal I value	nteger Instructions to reflect VR[VRA] or VR	[VRB] has an invalid encoding of the	
bcdcpsgn.	VR[VRA] or VR[VRB] has invalid encoding	(CR field 6) _{0:3} = 0001	
I-6.17.CR.21 CR field 6 is set by Decimal I	nteger Instructions to reflect source value in	VR[VRB] is valid and is equal to zero	
bcds. bcdus. bcdsr. bcdtrunc. bcdutrunc.	source is equal to zero	(CR field 6) _{0:3} = 0010	
I-6.17.CR.22 CR field 6 is set by Decimal I and significant digits were not left shift	nteger Instructions to reflect source value in ed out and were not truncated	VR[VRB] is valid, is greater than zero,	
bcds. bcdus. bcdsr. bcdtrunc. bcdutrunc.	source is greater than zero and significant digits were not left shifted out and were not truncated	(CR field 6) _{0:3} = 0100	
I-6.17.CR.23 CR field 6 is set by Decimal Integer Instructions to reflect source value in VR[VRB] is valid, is greater than zero, and significant digits were left shifted out or were truncated			
bcds. bcdus. bcdsr. bcdtrunc. bcdutrunc.	source is greater than zero and significant digits were left shifted out or were truncated	(CR field 6) _{0:3} = 0101	
I-6.17.CR.24 CR field 6 is set by Decimal Integer Instructions to reflect source value in VR[VRB] is valid, is less than zero, and significant digits were not left shifted out and were not truncated			
bcds. bcdus. bcdsr. bcdtrunc. bcdutrunc.	source is less than zero and significant digits were not left shifted out and were not truncated	(CR field 6) _{0:3} = 1000	
I-6.17.CR.25 CR field 6 is set by Decimal Integer Instructions to reflect source value in VR[VRB] is valid, is less than zero, and significant digits were left shifted out or were truncated			
bcds. bcdus. bcdsr. bcdtrunc. bcdutrunc.	source is less than zero and significant digits were left shifted out or were truncated	(CR field 6) _{0:3} = 1001	

Instructions tested	Compliance conditions	Expected result
I-6.17.CR.26 CR field 6 is set by Decimal Integer Instructions to reflect source value in VR[VRB] has an invalid encoding of the value		
bcds. bcdus. bcdsr. bcdtrunc. bcdutrunc.	source has invalid encoding	(CR field 6) _{0:3} = 0001

7.10.2. Correct Computations

Instructions tested	Compliance conditions	Expected result
I-6.17.Computation.1 Result of instructions computation is correct		
Decimal Integer Arithmetic Instructions Decimal Integer Format Conversion Instructions Decimal Integer Sign Manipulation Instructions Decimal Integer Shift and Round Instruc-	VR[VRA] (when applicable) and VR[VRB] have a valid encoding of value	Correct result computation
tions Decimal Integer Truncate Instructions		

7.11. Vector Status and Control Register Instructions

Architecture sections:

I-6.18 Vector Status and Control Register Instructions

Scenario groups:

Correct Computations

7.11.1. Correct Computations

Instructions tested	Compliance conditions	Expected result
I-6.18.Computation.1 Result of instructions computation is correct		
mtvscr mfvscr		Correct result computation

8. Vector-Scalar Floating-Point Operations (Chapter I.7)

Table of Contents

8.1.	/SX Instruction Set	103
8.2.	/SX Floating-Point Exceptions	114

8.1. VSX Instruction Set

Architecture sections:

I-7.6 VSX Instruction Set

Scenario groups:

- Setting FPRF
- Setting FR and FI
- Setting CR[BF]
- Setting FPCC
- Setting CR6
- Storage Access Exceptions
- Correct Computations
- Rounding Modes

VSX Scalar Load Instructions: Ixsd Ixsdx Ixsibzx Ixsibzx Ixsspx Ixsiwax Ixsiwzx Ixssp

VSX Scalar Store Instructions: stxsd stxsdx stxsibx stxsibx stxsspx stxsiwx stxssp

VSX Vector Load Instructions: lxvb16x lxvd2x lxv lxvx lxvh8x lxvw4x

VSX Vector Load and Splat Instructions: lxvdsx lxvwsx

VSX Vector Load with Length Instructions: IxvI IxvII

VSX Vector Store Instructions: stxvb16x stxvd2x stxvh8x stxvw4x stxv stxvx

VSX Vector Store with Length Instructions: stxvl stxvll

<u>VSX Scalar Binary Floating-Point Sign Manipulation Instructions:</u> xsabsdp xsabsqp xscpsgndp xsnabsdp xsnabsdp xsnabsqp xsnegdp

<u>VSX Vector Binary Floating-Point Sign Manipulation Instructions:</u> xvabsdp xvcpsgndp xvnabsdp xvnegdp xvabssp xvcpsgnsp xvnabssp xvnegsp

VSX Scalar Binary Floating-Point Elementary Arithmetic Instructions: xsadddp xsaddqp[o] xsdivdp xsdivqp[o] xsmuldp xsmuldp[o] xssqrtdp xssqrtqp[o] xssubdp xssubdp xsdivsp xsmulsp xssqrtsp xssubsp

<u>VSX Scalar Binary Floating-Point Multiply-Add-class Instructions:</u> xsmaddadp xsmaddmdp xsmaddqp[o] xsmsubadp xsmsubmdp xsmsubqp[o] xsnmaddadp xsnmaddmdp xsnmaddqp[o]

xsnmsubadp xsnmsubmdp xsnmsubqp[o] xsmaddasp xsmaddmsp xsmsubasp xsnmsubmsp xsnmaddasp xsnmsubasp xsnmsubmsp

<u>VSX Vector Binary Floating-Point Elementary Arithmetic Instructions:</u> xvadddp xvdivdp xvmuldp xvsqrtdp xvsubdp xvaddsp xvdivsp xvmulsp xvsqrtsp xvsubsp

<u>VSX Vector Binary Floating-Point Multiply-Add-class Instructions:</u> xvmaddadp xvmaddmdp xvmsub-adp xvmsubmdp xvnmaddadp xvnmaddmdp xvnmsubadp xvnmsubmdp xvmaddasp xvmaddmsp xvmsubasp xvmsubmsp xvnmaddasp xvnmaddmsp xvnmsubasp xvnmsubmsp

VSX Scalar Binary Floating-Point Compare Instructions: xscmpodp xscmpodp xscmpudp xscmpudp

VSX Scalar Binary Floating-Point Maximum/Minimum Instructions: xsmaxcdp xsmaxdp xsmaxjdp xsmincdp xsminjdp

<u>VSX Scalar Software Binary Floating-Point Divide/Square Root Instructions:</u> xsredp xsrsqrtedp xsrsqrtesp xstdivdp xstsqrtdp

<u>VSX Vector Software Binary Floating-Point Divide/Square Root Instructions:</u> xvredp xvresp xvrsqrt-edp xvrsqrtesp xvtdivdp xvtdivsp xvtsqrtdp xvtsqrtsp

VSX Scalar Binary Floating-Point Predicate Compare Instructions: xscmpeqdp xscmpgedp xscmpgtdp

<u>VSX Vector Binary Floating-Point Predicate Compare Instructions:</u> xvcmpeqdp[.] xvcmpgedp[.] xvcmpgtdp[.] xvcmpeqsp[.] xvcmpgtsp[.]

<u>VSX Vector Binary Floating-Point Maximum/Minimum Instructions:</u> xvmaxdp xvmindp xvmaxsp xvminsp

VSX Scalar Binary Floating-Point Convert to Shorter Precision Instructions: xscvdpsp xscvdpsp xscvdpspn xscvdpsp(o)

VSX Vector Binary Floating-Point Convert to Shorter Precision Instructions: xvcvdpsp xvcvsphp

VSX Scalar Binary Floating-Point Convert to Integer Instructions: xscvdpsxds

<u>VSX Scalar Binary Floating-Point Convert to Longer Precision Instructions:</u> xscvdpqp xscvhpdp xscvspdpn

VSX Vector Binary Floating-Point Convert to Longer Precision Instructions: xvcvhpsp xvcvspdp

<u>VSX Scalar Binary Floating-Point Convert from Integer Instructions:</u> xscvsdqp xscvsxddp xscvuxddp xscvuxddp xscvuxdsp

<u>VSX Vector Binary Floating-Point Convert to Integer Instructions:</u> xvcvdpsxds xvcvdpsxds xvcvdpsxds xvcvdpuxds xvcvdpuxds xvcvspsxds xvcvspsxds xvcvspuxds xvcvspuxds

<u>VSX Vector Binary Floating-Point Convert from Integer Instructions:</u> xvcvsxddp xvcvsxwdp xvcvuxddp xvcvuxdq xvcvuxddp xvcvuxdq

<u>VSX Scalar Binary Floating-Point Round to Integral Instructions:</u> xsrdpi xsrdpic xsrdpim xsrdpip xsrdpiz xsrdpi xsrdpix

VSX Scalar Binary Floating-Point Round to Shorter Precision Instructions: xsrqpxp xsrsp

VSX Scalar Binary Floating-Point Math Support Instructions: xscmpexpdp xscmpexpdp xsiexpdp xsiexpdp xststdcdp xststdcdp xststdcdp xststdcdp xsxexpdp xsxexpdp xsxexpdp xsxsiqdp xsxsiqdp

<u>VSX Vector Binary Floating-Point Math Support Instructions:</u> xviexpdp xviexpsp xvtstdcdp xvtstdcsp xvxexpdp xvxexpsp xvxsigsp

<u>VSX Vector Binary Floating-Point Round to Integral Instructions:</u> xvrdpi xvrdpic xvrdpim xvrdpip xvrdpiz xvrspi xvrspic xvrspim xvrspip xvrspiz

VSX Vector Logical Instructions: xxland xxlandc xxlnor xxlor xxlxor xxleqv xxlnand xxlorc

VSX Vector Select Instruction: xxsel

VSX Vector Byte-Reverse Instructions: xxbrd xxbrh xxbrg xxbrw

VSX Vector Insert/Extract Instructions: xxextractuw xxinsertw

VSX Vector Merge Instructions: xxmrghw xxmrglw

VSX Vector Splat Instructions: xxspltib xxspltw

VSX Vector Permute Instructions: xxpermdi xxperm xxpermr

VSX Vector Shift Left Double Instruction: xxsldwi

8.1.1. Setting FPRF

Note: The tests in this section assume no exceptions occurrences

VSX arithmetic, rounding, and conversion instructions: VSX Scalar BFP Round to Integral Instructions, VSX Scalar BFP Round to Shorter Precision Instructions, VSX Scalar BFP Elementary Arithmetic Instructions, VSX Scalar BFP Multiply-Add-class Instructions, VSX Scalar BFP Convert from Integer Instructions, VSX Scalar BFP Convert to Shorter Precision Instructions, VSX Scalar BFP Convert to Longer Precision Instructions, and VSX Scalar Software BFP Divide/Square Root Instructions

Instructions tested	Compliance conditions	Expected result
I-7.6.FPRF.1 Arithmetic/rounding/conversion instructions set FPRF correctly for Quiet NaN result		
VSX arithmetic, rounding, and conversion instructions	Result value class is Quiet NaN	FPRF = 10001
I-7.6.FPRF.2 Arithmetic/rounding/conversion	n instructions set FPRF correctly for -Infinity	/ result
VSX arithmetic, rounding, and conversion instructions	Result value class is -Infinity	FPRF = 01001
I-7.6.FPRF.3 Arithmetic/rounding/conversion instructions set correctly for Normalized result		
VSX arithmetic, rounding, and conversion instructions	Result value class is Normalized Number	FPRF = 01000
I-7.6.FPRF.4 Arithmetic/rounding/conversion instructions set FPRF correctly for Denormalized result		
VSX arithmetic, rounding, and conversion instructions	Result value class is Denormalized Number	FPRF = 11000
I-7.6.FPRF.5 Arithmetic/rounding/conversion instructions set FPRF correctly for Zero result		
VSX arithmetic, rounding, and conversion instructions	Result value class is Zero	FPRF = 10010
I-7.6.FPRF.6 Arithmetic/rounding/conversion instructions set FPRF correctly for +Zero result		

Instructions tested	Compliance conditions	Expected result	
VSX arithmetic, rounding, and conversion instructions	Result value class is +Zero	FPRF = 00010	
I-7.6.FPRF.7 Arithmetic/rounding/conversion	I-7.6.FPRF.7 Arithmetic/rounding/conversion instructions set FPRF correctly for +Denormalized result		
VSX arithmetic, rounding, and conversion instructions	Result value class is +Denormalized Number	FPRF = 10100	
I-7.6.FPRF.8 Arithmetic/rounding/conversion instructions set FPRF correclyt for +Normalized result			
VSX arithmetic, rounding, and conversion instructions	Result value class is +Normalized Number	FPRF = 00100	
I-7.6.FPRF.9 Arithmetic/rounding/conversion instructions set FPRF correctly for +Infinity result			
VSX arithmetic, rounding, and conversion instructions	Result value class is +Infinity	FPRF = 00101	

8.1.2. Setting FR and FI

VSX potentially fraction rounding instructions: VSX Scalar BFP Round to Integral Instructions, VSX Scalar BFP Round to Shorter Precision Instructions, VSX Scalar BFP Elementary Arithmetic Instructions, VSX Scalar BFP Convert to Shorter Precision Instructions, VSX Scalar BFP Multiply-Add-class Instructions, VSX Scalar BFP Convert to Integer Instructions, VSX Scalar BFP Convert from Integer Instructions, VSX Scalar BFP Convert to Longer Precision Instructions, and VSX Scalar Software BFP Divide/Square Root Instructions

<u>VSX convert / round to double-precision integer or quad-precision instructions:</u> xscvdpqp xscvhpdp xscvspdp xsrdpi xsrdpip xs

VSX convert quad-precision to integer instructions: xscvqpsdz xscvqpswz xscvqpudz xscvqpuwz

Notes:

The following instructions are not included in the list of VSX potentially fraction rounding instructions, since they set FR and FI to an undefined value: xsresp xsrsqrtesp xsrsqrtedp

Instructions tested	Compliance conditions	Expected result
I-7.6.FR.1 FR is set to 1 when the fraction is incremented during rounding		
VSX potentially fraction rounding instruc- tions	The fraction is incremented during rounding of the intermediate result	FR=1
	No exception occurs	
I-7.6.FR.2 VSX convert / round to double-p instructions set FR to zero even if fraction i		ns or VSX convert quad-precision to integer
VSX convert / round to double-precision integer or quad-precision instructions	The fraction is incremented during rounding of the intermediate result	FR=0
VSX convert quad-precision to integer instructions	No exception occurs	
I-7.6.FR.3 FR is not sticky		
VSX potentially fraction rounding instruc- tions	The fraction is not incremented during rounding of the intermediate result	FR=0
I-7.6.FR.4 FI is set to 1 when result is inexact		
VSX potentially fraction rounding instruc- tions	The rounded result differs from the intermediate result (this implies that Inexact Exception occurs) No exception other than Inexact Exception occurs	FI=1

Instructions tested	Compliance conditions	Expected result
I-7.6.FR.5 VSX convert / round to double-precision integer or quad-precision instructions set FI to zero even when result is inexact		
VSX convert / round to double-precision integer or quad-precision instructions	The rounded result differs from the intermediate result (this implies that Inexact Exception occurs) No exception other than Inexact Exception occurs	FI=0
I-7.6.FR.6 FI is not sticky		
VSX potentially fraction rounding instructions	The rounded result is equal to the intermediate result	FI=0

8.1.3. Setting CR[BF]

VSX Scalar Compare Double-Precision Instructions: xscmpexpdp xscmpodp xscmpudp

VSX Scalar Compare Quad-Precision Instructions: xscmpexpqp xscmpoqp xscmpuqp

Instructions tested	Compliance conditions	Expected result
I-7.6.CRBF.1 Setting CR field BF	in double-precision test for software divide instructio	ns when the first source is Infinity
xstdivdp xvtdivdp	VSR[XA].doubleword[0] is Infinity	CR[BF] = 1110
I-7.6.CRBF.2 Setting CR field BF source is zero, an infinity, or a de	in double-precision test for software divide instruction	ns when the first source is NaN and the 2 nd
xstdivdp xvtdivdp	VSR[XA].doubleword[0] is NaN	CR[BF] = 1110
	VSR[XB].doubleword[0] is zero, an infinity or a denormalized value.	,
I-7.6.CRBF.3 Setting CR field BF source is not zero, an infinity, or a	in double-precision test for software divide instruction denormalized value.	ns when the first source is NaN and the 2 nd
xstdivdp xvtdivdp	VSR[XA].doubleword[0] is NaN	CR[BF] = 1010
	VSR[XB].doubleword[0] is not zero, an infinity, or a denormalized value.	
I-7.6.CRBF.4 Ssetting CR field BI	in double-precision test for software divide instructi	ons when the 2 nd source is zero or an infini
xstdivdp xvtdivdp	VSR[XB].doubleword[0] is zero or an infinity	CR[BF] = 1110
I-7.6.CRBF.5 Setting CR field BF source is not Infinity	in double-precision test for software divide instruction	ns when the 2 nd source is NaN and the 1 st
xstdivdp xvtdivdp	VSR[XB].doubleword[0] is NaN	CR[BF] = 1010
	VSR[XA].doubleword[0] is not Infinity	
I-7.6.CRBF.6 Setting CR field BF less than or equal to -1022 and the	in double-precision test for software divide instructio	ns when the unbiased exponent ofthe 2 nd is
I-7.6.CRBF.6 Setting CR field BF less than or equal to -1022 and th xstdivdp xvtdivdp	in double-precision test for software divide instructio	ns when the unbiased exponent ofthe 2 nd is
less than or equal to -1022 and th	in double-precision test for software divide instructione 1 st source is not Infinity the unbiased exponent of VSR[XB]. doubleword[0] is less than or	
less than or equal to -1022 and the xstdivdp xvtdivdp I-7.6.CRBF.7 Setting CR field BF	in double-precision test for software divide instructione 1 st source is not Infinity the unbiased exponent of VSR[XB].doubleword[0] is less than or equal to -1022 VSR[XA].doubleword[0] is not Infinity in double-precision test for software divide instructio	CR[BF] = 1010
<mark>less than or equal to -1022 and th</mark> xstdivdp xvtdivdp	in double-precision test for software divide instructione 1 st source is not Infinity the unbiased exponent of VSR[XB].doubleword[0] is less than or equal to -1022 VSR[XA].doubleword[0] is not Infinity in double-precision test for software divide instructio	CR[BF] = 1010

Instructions tested	Compliance conditions	Expected result
xstdivdp xvtdivdp	VSR[XA].doubleword[0] is not Infinity	CR[BF] = 1010
	VSR[XA].doubleword[0] is not zero	
	The difference, the unbiased exponent ofVSR[XA].doubleword[0] - the unbiased exponent ofVSR[XB].doubleword[0], is greater than or equal to 1023.	
I-7.6.CRBF.9 Setting CR field BF in double and the difference between the unbiased e	-precision test for software divide instruction xponents is less than or equal to -1021	s when the 1 st source is not Infinity or Zero
xstdivdp xvtdivdp	VSR[XA].doubleword[0] is not Infinity	CR[BF] = 1010
	VSR[XA].doubleword[0] is not zero	
	The difference, the unbiased exponent ofVSR[XA].doubleword[0] - the unbiased exponent ofVSR[XB].doubleword[0], is less than or equal to -1021.	
I-7.6.CRBF.10 Setting CR field BF in double and its unbiased exponent is less than or e		ns when the 1 st source is not Infinity or Zero
xstdivdp xvtdivdp	VSR[XA].doubleword[0] is not Infinity	CR[BF] = 1010
	VSR[XA].doubleword[0] is not zero	
	the unbiased exponent of VSR[XA].doubleword[0] is less than or equal to -970.	
	VSR[XB].doubleword[0] is not zero, an infinity, or a denormalized value.	
I-7.6.CRBF.11 Setting CR field BF in double 2 nd source is zero, an infinity, or a denorma	e-precision test for software divide instructio lized value.	ns when the 1 st source is not Infinity and the
xstdivdp xvtdivdp	VSR[XA].doubleword[0] is not Infinity	CR[BF] = 1100
	VSR[XB].doubleword[0] is zero, an infinity, or a denormalized value.	
I-7.6.CRBF.12 Setting CR field BF in double ty	e-precision test for software square root inst	ructions when the source is zero or an infini-
xstsqrtdp xvtsqrtdp	VSR[XB].doubleword[0] is zero or an infinity	CR[BF] = 1110
I-7.6.CRBF.13 Setting CR field BF in double denormalized value and its unbiased exportant exportance.	e-precision test for software square root inst nent is less than or equal to -970.	ructions when the source is positive
xstsqrtdp xvtsqrtdp	VSR[XB].doubleword[0] is positive denormalized value	CR[BF] = 1110
	The unbiased exponent of VSR[XB].doubleword[0] is less than or equal to -970.	
I-7.6.CRBF.14 Setting CR field BF in double-precision test for software square root instructions when the source is positive denormalized value and its unbiased exponent is greater than -970.		
xstsqrtdp xvtsqrtdp	VSR[XB].doubleword[0] is positive denormalized value	CR[BF] = 1100
	The unbiased exponent of VSR[XB].doubleword[0] is greater than -970.	
I-7.6.CRBF.15 Setting CR field BF in double denormalized value	e-precision test for software square root inst	ructions when the source is negative
xstsqrtdp xvtsqrtdp	VSR[XB].doubleword[0] is negative denormalized value	CR[BF] = 1110

Instructions tested	Compliance conditions	Expected result
•	le-precision test for software square root inst	<u> </u>
normalized value or NaN		
xstsqrtdp xvtsqrtdp	VSR[XB].doubleword[0] is negative normalized or NaN	CR[BF] = 1010
I-7.6.CRBF.17 Setting CR field BF in doub source is less than or equal to -970.	le-precision test for software square root inst	tructions when the unbiased exponent of the
xstsqrtdp xvtsqrtdp	The unbiased exponent of VSR[XB].doubleword[0] is less than or equal to -970.	CR[BF] = 1010
	VSR[XB].doubleword[0] is not zero, an Infinity or denormalized number	
I-7.6.CRBF.18 Setting CR field BF in single word in the vector (i: 0-3)	e-precision test for software divide instruction	ns when the first source is Infinity for each
xvtdivsp	VSR[XA].word[i] is Infinity	CR[BF] = 1110
I-7.6.CRBF.19 Setting CR field BF in single source is zero, an infinity, or a denormalize	e-precision test for software divide instructioned value. for each word in the vector (i: 0-3)	ns when the first source is NaN and the 2 nd
xvtdivsp	VSR[XA].word[i] is NaN	CR[BF] = 1110
	VSR[XB].word[i] is zero, an infinity, or a denormalized value.	
	e-precision test for software divide instruction alized value. for each word in the vector (i: 0	
xvtdivsp	VSR[XA].word[i] is NaN	CR[BF] = 1010
	VSR[XB].word[i] is not zero, an infinity, or a denormalized value.	
I-7.6.CRBF.21 Setting CR field BF in single for each word in the vector (i: 0-3)	e-precision test for software divide instruction	ns when the 2 nd source is zero or an infinity
xvtdivsp	VSR[XB].word[i] is zero or an infinity	CR[BF] = 1110
I-7.6.CRBF.22 Setting CR field BF in single source is not Infinity, for each word in the v	e-precision test for software divide instruction vector (i: 0-3)	ns when the 2 nd source is NaN and the 1 st
xvtdivsp	VSR[XB].word[i] is NaN	CR[BF] = 1010
	VSR[XA].word[i] is not Infinity	
I-7.6.CRBF.23 Setting CR field BF in single less than or equal to -126 and the 1 st source.	e-precision test for software divide instruction ce is not Infinity, for each word in the vector (ns when the unbiased exponent ofthe 2 nd is (i. 0-3)
xvtdivsp	the unbiased exponent ofVSR[XB].word[i] is less than or equal to -126	CR[BF] = 1010
	VSR[XA].word[i] is not Infinity	
I-7.6.CRBF.24 Setting CR field BF in single source is greater than or equal to 125and	e-precision test for software divide instruction the 1 st source is not Infinity, for each word in	ns when the unbiased exponent ofthe 2 nd the vector (i: 0-3)
xvtdivsp	the unbiased exponent ofVSR[XB].word[i] is greater than or equal to 125	CR[BF] = 1010
	VSR[XA].word[i] is not Infinity	
I-7.6.CRBF.25 Setting CR field BF in single-precision test for software divide instructions when the 1 st source is not Infinity or Zero and the difference between the unbiased exponents is greater than or equal to 127, for each word in the vector (i: 0-3)		
xvtdivsp	VSR[XA].word[i] is not Infinity	CR[BF] = 1010
	VSR[XA].word[i] is not zero	
	The difference, the unbiased exponent ofVSR[XA].word[i] - the unbiased exponent ofVSR[XB].word[i], is greater than or equal to 127.	

Instructions tested	Compliance conditions	Expected result
	e-precision test for software divide instruction exponents is less than or equal to -125, for each	
xvtdivsp	VSR[XA].word[i] is not Infinity	CR[BF] = 1010
	VSR[XA].word[i] is not zero	
	The difference, the unbiased exponent of VSR[XA].word[i] - the unbiased exponent of VSR[XB].word[i], is less than or equal to -125.	
	e-precision test for software divide instruction equal to -103, for each word in the vector (i:	
xvtdivsp	VSR[XA].word[i] is not Infinity	CR[BF] = 1010
	VSR[XA].word[i] is not zero	
	The unbiased exponent of VSR[XA].word[i] is less than or equal to -103.	
	VSR[XB].word[i] is not zero, an infinity, or a denormalized value.	
I-7.6.CRBF.28 Setting CR field BF in single and the 2 nd source is zero, an infinity, or a	e-precision test for software divide instruction denormalized value, for each word in the ve	ns when the 1 st source is not Infinity or Zero ctor (i: 0-3)
xvtdivsp	VSR[XA].doubleword[0] is not Infinity	CR[BF] = 1100
	VSR[XB].doubleword[0] is zero, an infinity, or a denormalized value.	
I-7.6.CRBF.29 Setting CR field BF in single for each i from 0 3	e-precision test for software square root instr	uctions when the source is zero or an infinity
xvtsqrtsp	VSR[XB].word[i] is zero or an infinity	CR[BF] = 1110
	e-precision test for software square root instr nent is less than or equal to -103, for each i	
xvtsqrtsp	VSR[XB].word[i] is positive denormalized value	CR[BF] = 1110
	The unbiased exponent of VSR[XB].word[i] is less than or equal to -103.	
	e-precision test for software square root instr nent is greater than -103, for each i from 0 3	
xvtsqrtsp	VSR[XB]. word[i] is positive denormalized value	CR[BF] = 1100
	The unbiased exponent ofVSR[XB]. word[i] is greater than -103.	
I-7.6.CRBF.32 Setting CR field BF in single denormalized value, for each i from 0 3	e-precision test for software square root instr	uctions when the source is negative
xvtsqrtsp	VSR[XB]. word[i] is negative denormalized value	CR[BF] = 1110
I-7.6.CRBF.33 Setting CR field BF in single-precision test for software square root instructions when the source is negative normalized value or NaN, for each i from 0 3		
xvtsqrtsp	VSR[XB]. word[i] is negative normalized or NaN	CR[BF] = 1010
I-7.6.CRBF.34 Setting CR field BF in single source is less than or equal to -103, for each	e-precision test for software square root instr ch i from 0 3	uctions when the unbiased exponent of the
xvtsqrtsp	The unbiased exponent of VSR[XB].word[i] is less than or equal to -103.	CR[BF] = 1010
	VSR[XB]. word[i] is not zero, an Infinity or denormalized number	

Instructions tested	Compliance conditions	Expected result	
I-7.6.CRBF.35 For the compare instructions if either of the operands is a NaN, either quiet or signaling, CR field BF is set to reflect unordered.			
VSX Scalar Compare Double-Precision Instructions	One of the operands is NaN	CR[BF] = 0001	
VSX Scalar Compare Quad-Precision Instructions			
I-7.6.CRBF.36 Setting CR field BF for comp	pare instructions when the compare result is	less than	
VSX Scalar Compare Double-Precision Instructions	Neither of the operands is NaN operand1 < operand2	CR[BF] = 1000	
VSX Scalar Compare Quad-Precision Instructions			
I-7.6.CRBF.37 Setting CR field BF for comp	pare instructions when the compare result is	greater than	
VSX Scalar Compare Double-Precision Instructions	Neither of the operands is NaN	CR[BF] = 0100	
VSX Scalar Compare Quad-Precision Instructions	operand1 > operand2		
I-7.6.CRBF.38 Setting CR field BF for comp	pare instructions when the compare result is	equal to	
VSX Scalar Compare Double-Precision Instructions	Neither of the operands is NaN	CR[BF] = 0010	
VSX Scalar Compare Quad-Precision Instructions	operand1 = operand2		
I-7.6.CRBF.39 Setting CR field BF for VSX	Scalar Test Data Class Double-Precision or	Quad-Precision instructions	
xststdcdp xststdcqp		CR[BF] bit 0 set to sign bit of source	
		CR[BF] bit 1 set to 0	
		CR[BF] bit 2 set to indicate if data class of source matches data class specified by DCMX	
		CR[BF] bit 3 set to 0	
I-7.6.CRBF.39b Setting CR field BF for VS	X Scalar Test Data Class Single-Precision in	struction	
xststdcsp		CR[BF] bit 0 set to sign bit of source	
		CR[BF] bit 1 set to 0	
		CR[BF] bit 2 set to indicate if data class of source matches data class specified by DCMX	
		CR[BF] bit 3 set to indicate if src is not representable in single-precision format	

8.1.4. Setting FPCC

VSX Scalar Compare Double-Precision Instructions: xscmpexpdp xscmpodp xscmpudp

VSX Scalar Compare Quad-Precision Instructions: xscmpexpqp xscmpoqp xscmpuqp

Instructions tested	Compliance conditions	Expected result
I-7.6.FPCC.1 For the compare instructions if either of the operands is a NaN, either quiet or		
signaling, FPCC is set to reflect unordered.		
VSX Scalar Compare Double-Precision Instructions	One of the operands is NaN	FPCC = 0001

Instructions tested	Compliance conditions	Expected result
VSX Scalar Compare Quad-Precision Instructions		
I-7.6.FPCC.2 Setting FPCC field for compa	are instructions when the compare result is l	ess than
VSX Scalar Compare Double-Precision Instructions	Neither of the operands is NaN operand1 < operand2	FPCC = 1000
VSX Scalar Compare Quad-Precision Instructions	operand Operand	
I-7.6.FPCC.3 Setting FPCC for compare in	structions when the compare result is great	er than
VSX Scalar Compare Double-Precision	Neither of the operands is NaN	FPCC = 0100
Instructions	operand1 > operand2	
VSX Scalar Compare Quad-Precision Instructions		
I-7.6.FPCC.4 Setting FPCC for compare in	structions when the compare result is equal	to
VSX Scalar Compare Double-Precision Instructions	Neither of the operands is NaN	FPCC = 0010
	operand1 = operand2	
VSX Scalar Compare Quad-Precision Instructions		
I-7.6.FPCC.5 Setting FPCC for VSX Scalar	r Test Data Class Double-Precision or Quad	-Precision instructions
xststdcdp xststdcqp		FPCC[BF] bit 0 set to sign bit of source
		FPCC[BF] bit 1 set to 0
		FPCC[BF] bit 2 set to indicate if data class of source matches data class specified by DCMX
		FPCC[BF] bit 3 set to 0
I-7.6.FPCC.5b Setting FPCC for VSX Scale	ar Test Data Class Single-Precision instructi	on
xststdcsp		FPCC[BF] bit 0 set to sign bit of source
		FPCC[BF] bit 1 set to 0
		FPCC[BF] bit 2 set to indicate if data class of source matches data class specified by DCMX
		FPCC[BF] bit 3 set to indicate if src is not representable in single-precision format

8.1.5. Setting CR6

 $\underline{\textit{VSX recording instructions:}}\ \textit{xvcmpeqdp.}\ \textit{xvcmpgedp.}\ \textit{xvcmpgtdp.}\ \textit{xvcmpeqsp.}\ \textit{xvcmpgesp.}\

Instructions tested	Compliance conditions	Expected result
I-7.6.CR6.1 CR field 6 is set by VSX recording instructions to reflect the result of the comparison when it is true for all the vector element pairs		
VSX recording instructions	The result of comparison is true for all the element pairs	(CR field 6) _{0:3} = 1000
I-7.6.CR6.2 CR field 6 is set by <i>VSX recording instructions</i> to reflect the result of the comparison when it is false for all the vector element pairs		
VSX recording instructions	The result of comparison is false for all the element pairs	(CR field 6) _{0:3} = 0010
I-7.6.CR6.3 CR field 6 is set by VSX recording instructions to reflect the result of the comparison when it is not true for all element pairs and not false for all element pairs		

Instructions tested	Compliance conditions	Expected result
	the result of the comparison when it is not true for all element pairs neither false for all the element pairs	(CR field $6)_{0:3} = 0000$

8.1.6. Storage Access Exceptions

<u>VSX Storage Access Instructions:</u> *VSX Scalar Load Instructions , VSX Scalar Store Instructions , VSX Vector Load Instructions , VSX Vector Store Instructions , VSX Vector Load with Length Instructions , VSX Vector Store with Length Instructions*

Instructions tested	Compliance conditions	Expected result
I-7.6.1.1.StorageEx.1 A system data storage error handler will be invoked when an instruction attempts to access unavailable storage		
VSX Storage Access Instructions	The program is not allowed to modify the target storage (Store only) or the program attempts to access storage that is unavailable.	

8.1.7. Correct Computations

Guideline: for VSX Storage Access Instructions, the scenario should be tested in both Big-Endian and Little-Endian modes

Instructions tested	Compliance conditions	Expected result
I-7.6.Comp.1 VSX instructions perform correct computations		
All VSX instructions	No exception occurs	Correct result of operation

8.1.8. Rounding Modes

Instructions tested	Compliance conditions	Expected result
I-7.4.Round.1 Round to Nearest mode		
Representative of VSX potentially fraction	RN = 00	Rounding is performed according to Round
rounding instructions	No exception occurs	to Nearest mode
	Result is numeric	
	Numeric operands	
I-7.4.Round.2 Round toward Zero mode		
Representative of VSX potentially fraction	RN = 01	Rounding is performed according to Round
rounding instructions	No exception occurs	toward Zero mode
	Result is numeric	
	Numeric operands	
I-7.4.Round.3 Round toward +Infinity mode	·	
Representative of VSX potentially fraction	RN = 10	Rounding is performed according to Round
rounding instructions	No exception occurs	toward +Infinity mode
	Result is numeric	
	Numeric operands	
I-7.4.Round.4 Round toward Infinity mode		
Representative of VSX potentially fraction rounding instructions	RN = 11	Rounding is performed according to Round toward -Infinity mode

Instructions tested	Compliance conditions	Expected result
	No exception occurs	
	Result is numeric	
	Numeric operands	

8.2. VSX Floating-Point Exceptions

Architecture sections:

• I-7.4 VSX Floating-Point Exceptions

8.2.1. Invalid Operation Exception

Scenario groups:

- · Setting exception bits
- · Keeping exception bits unchanged
- · Actions taken when the exception is enabled
- Action taken when the exception is disabled

Condition for Invalid Operation Exception SNaN: Any floating-point operation on a Signaling NaN.

<u>Condition for Invalid Operation Exception InfinityInfinity:</u> Magnitude subtraction of infinities occurs.

<u>Condition for Invalid Operation Exception InfinityInfinity:</u> Floating-point division of infinity by infinity occurs.

<u>Condition for Invalid Operation Exception ZeroZero:</u> Floating-point division of zero by zero occurs.

<u>Condition for Invalid Operation Exception Infinity Zero</u>: Floating-point multiplication of infinity by zero occurs.

<u>Condition for Invalid Operation Exception Invalid Compare:</u> Floating-point ordered comparison involving a NaN.

<u>Condition for Invalid Operation Exception Invalid Square Root</u>: Floating-point square root or reciprocal square root of a nonzero negative number.

<u>Condition for Invalid Operation Exception Invalid Integer Convert</u>: Floating-point-to-integer convert involving a number too large in magnitude to be represented in the target format, or involving an infinity or a NaN.

<u>Condition for Invalid Operation Exception Software Defined:</u> An **mtfsfi, mtfsf,** or **mtfsb1** instruction is executed that sets VXSOFT to 1

8.2.1.1. Setting exception bits

VSX potential-SNaN-operand instructions: xsredp xsrsqrtedp xsrsqrtesp xscvdpqp xscvhpdp xscvspdp, VSX Scalar BFP Elementary Arithmetic Instructions, VSX Vector BFP Elementary Arithmetic Instructions, vsx Scalar BFP Multiply-Add-class Instructions, xvredp xvrsqrtedp xvrsqrtesp, VSX Vector BFP Multiply-Add-class Instructions, VSX Scalar BFP Compare Instructions, VSX Scalar BFP Predicate Compare Instructions, VSX Vector BFP Predicate Compare Instructions, VSX Vector BFP Maximum/Minimum Instructions, VSX Vector BFP Maximum In

xscvdphp xscvdpsp xscvqpdp[o], VSX Vector BFP Convert to Shorter Precision Instructions, VSX Scalar BFP Convert to Integer Instructions, VSX Vector BFP Convert to Integer Instructions, VSX Scalar BFP Round to Integral Instructions, VSX Vector BFP Round to Integral Instructions, VSX Scalar BFP Round to Shorter Precision Instructions, VSX Vector BFP Convert to Longer Precision Instructions

<u>VSX addition/subtraction instructions:</u> xsadddp xssubdp xsaddsp xssubsp xsaddqp[o] xssubqp[o], *VSX Scalar BFP Multiply-Add-class Instructions*, xvadddp xvsubdp xvaddsp xvsubsp, *VSX Vector BFP Multiply-Add-class Instructions*

<u>VSX multiplication instructions:</u> *VSX Vector BFP Multiply-Add-class Instructions*, xvmuldp xvmulsp xsmuldp xsmulsp, *VSX Scalar BFP Multiply-Add-class Instructions*

<u>VSX conversion to integer instructions:</u> *VSX Scalar BFP Convert to Integer Instructions, VSX Vector BFP Convert to Integer Instructions*

Instructions tested	Compliance conditions	Expected result
I-7.4.1.Invalid.1 VXSNAN is set to 1 when one of the operands is an SNaN		
VSX potential-SNaN-operand instructions	Condition for Invalid Operation Exception SNaN occurs	VXSNAN = 1
I-7.4.1.Invalid.2 Add/subtract operations se	t VXISI to 1 when magnitude subtraction of	infinities occurs
VSX addition/subtraction instructions	Condition for Invalid Operation Exception Infinity-Infinity occurs	VXISI = 1
I-7.4.1.Invalid.3 Division operations set VX	DI to 1 when division of infinity by infinity oc	curs
xsdivdp xsdivsp xsdivqp[o] xvdivdp xvdivsp	Condition for Invalid Operation Exception Infinity÷Infinity occurs	VXIDI = 1
I-7.4.1.Invalid.4 Division operations set VX	ZDZ to 1 when division of zero by zero occu	rs
xsdivdp xsdivsp xsdivqp[o] xvdivdp xvdivsp	Condition for Invalid Operation Exception Zero÷Zero occurs	VXZDZ = 1
I-7.4.1.Invalid.5 Multiplication operations se	et VXIMZ to 1 when multiplication of infinity b	by zero occurs
VSX multiplication instructions	Condition for Invalid Operation Exception Infinity x Zero occurs	VXIMZ = 1
I-7.4.1.Invalid.6 Ordered comparison sets	/XVC to 1 when the comparison involves a l	NaN
xscmpgedp xscmpgtdp xscmpodp xscmpoqp xvcmpgedp[.] xvcmpgtdp[.] xvcmpgesp[.] xvcmpgtsp[.]	Condition for Invalid Operation Exception Invalid Compare occurs	VXVC = 1
I-7.4.1.Invalid.7 Square root operations set	VXSQRT to 1 when applied to a negative n	onzero number
xsrsqrtedp xssqrtdp xssqrtdp[o] xsrsqrte- sp xssqrtsp xvrsqrtedp xvsqrtdp	Condition for Invalid Operation Exception Invalid Square Root occurs	VXSQRT = 1
xvrsqrtesp xvsqrtsp		
•	ons set VXCVI to 1 when it involves a too lar	
VSX conversion to integer instructions	Condition for Invalid Operation Exception Invalid Integer Convert occurs	VXCVI = 1
I-7.4.1.Invalid.9 An Invalid Operation excep	otion occurs when an mtfsfi, mtfsf, or mtf	sb1 sets VXSOFT to 1 while executing
mtfsfi mtfsf mtfsb1	Condition for Invalid Operation Exception Software Defined occurs	VXSOFT = 1
I-7.4.1.Invalid.10 VX is set to 1 if any Invalid Operation Exception occurs		
Representative of the instructions tested in I-7.4.1.Invalid.1 to I-7.4.1.Invalid.9	VXSNAN VXISI VXIDI VXZDZ VXIMZ VXVC VXSQRT VXCVI VXSOFT = 1	VX = 1
I-7.4.1.Invalid.11 VX is not sticky		
Representative of the instructions tested in I-7.4.1.Invalid.1 to I-7.4.1.Invalid.9	VX = 1 before instruction execution	VX=0

Instructions tested	Compliance conditions	Expected result
	No Invalid Operation exception occurs	
I-7.4.1.Invalid.12 VX stays zero when no Invalid Operation exception occurs		
Representative of the instructions tested in I-7.4.1.Invalid.1 to I-7.4.1.Invalid.9	VX = 0 before instruction execution	VX=0
	No Invalid Operation exception occurs	

8.2.1.2. Keeping exception bits unchanged

Instructions tested	Compliance conditions	Expected result	
I-7.4.1.InvalidConst.1 VXSNAN is sticky			
Representative of VSX potential-SNaN-	VXSNAN=1 before instruction execution	VXSNAN = 1	
operand instructions	Condition for Invalid Operation Exception SNaN occurs does not occur.		
I-7.4.1.InvalidConst.2 VXSNAN stays zero	when exception condition does not occur		
Representative of VSX potential-SNaN-	VXSNAN=0 before instruction execution	VXSNAN = 0	
operand instructions	Condition for Invalid Operation Exception SNaN occurs does not occur.		
I-7.4.1.InvalidConst.3 VXISI is sticky			
Representative of VSX addition/subtrac-	VXISI = 1 before instruction execution	VXISI = 1	
tion instructions	Condition for Invalid Operation Exception Infinity-Infinity does not occur		
I-7.4.1.InvalidConst.4 VXISI stays zero who	en exception condition does not occur		
Representative of VSX addition/subtrac-	VXISI = 0 before instruction execution	VXISI = 0	
tion instructions	Condition for Invalid Operation Exception Infinity-Infinity does not occur		
I-7.4.1.InvalidConst.5 VXIDI is sticky			
Representative of xsdivdp xsdivsp	VXIDI = 1 before instruction execution	VXIDI = 1	
xsdivqp[o] xvdivdp xvdivsp	Condition for Invalid Operation Exception Infinity÷Infinity does not occur		
I-7.4.1.InvalidConst.6 VXIDI stays zero who	en exception condition does not occur		
Representative of: xsdivdp xsdivsp	VXIDI = 0 before instruction execution	VXIDI = 0	
xsdivqp[o] xvdivdp xvdivsp	Condition for Invalid Operation Exception Infinity÷Infinity does not occur		
I-7.4.1.InvalidConst.7 VXZDZ is sticky			
Representative of: xsdivdp xsdivsp	VXZDZ = 1 before instruction execution	VXZDZ = 1	
xsdivqp[o] xvdivdp xvdivsp	Condition for Invalid Operation Exception Zero÷Zero does not occur		
I-7.4.1.InvalidConst.8 VXZDZ stays zero when exception condition does not occur			
Representative of: xsdivdp xsdivsp xsdivqp[o] xvdivdp xvdivsp	VXZDZ = 0 before instruction execution	VXZDZ = 0	
xsaivqp[o] xvaivap xvaivsp	Condition for Invalid Operation Exception Zero÷Zero does not occur		
I-7.4.1.InvalidConst.9 VXIMZ is sticky			
Representative of VSX multiplication	VXIMZ = 1 before instruction execution	VXIMZ = 1	
instructions	Condition for Invalid Operation Exception Infinity x Zero does not occur		
I-7.4.1.InvalidConst.10 VXIMZ stays zero when exception condition does not occur			

Instructions tested	Compliance conditions	Expected result
Representative of VSX multiplication instructions	VXIMZ = 0 before instruction execution Condition for Invalid Operation Exception Infinity x Zero does not occur	VXIMZ = 0
I-7.4.1.InvalidConst.11 VXVC is sticky		
Representative of xscmpgedp xscmpgt- dp xscmpodp xscmpoqp xvcmpgedp[.] xvcmpgtdp[.] xvcmpgesp[.] xvcmpgtsp[.]	VXVC = 1 before instruction execution Condition for Invalid Operation Exception Invalid Compare does not occur	VXVC = 1
I-7.4.1.InvalidConst.12 VXVC stays zero w	hen exception condition does not occur	
Representative of xscmpgedp xscmpgt- dp xscmpodp xscmpoqp xvcmpgedp[.] xvcmpgtdp[.] xvcmpgesp[.] xvcmpgtsp[.]	VXVC = 0 before instruction execution Condition for Invalid Operation Exception Invalid Compare does not occur	VXVC = 0
I-7.4.1.InvalidConst.13 VXSQRT is sticky		
Representative of xsrsqrtedp xssqrtdp xsrsqrtesp xssqrtsp xssqrtqp[o] xvrsqrtedp xvsqrtdp xvrsqrtesp xvsqrtsp	VXSQRT = 1 before instruction execution Condition for Invalid Operation Exception Invalid Square Root does not occur	VXSQRT = 1
I-7.4.1.InvalidConst.14 VXSQRT stays zero	when exception condition does not occur	
Representative of xsrsqrtedp xssqrtdp xsrsqrtesp xssqrtsp xssqrtdp[o] xvrsqrtedp xvsqrtdp xvrsqrtesp xvsqrtsp	VXSQRT = 0 before instruction execution Condition for Invalid Operation Exception Invalid Square Root does not occur	VXSQRT = 0
I-7.4.1.InvalidConst.15 VXCVI is sticky		
Representative of VSX conversion to integer instructions	VXCVI = 1 before instruction execution Condition for Invalid Operation Exception Invalid Integer Convert does not occur	VXCVI = 1
I-7.4.1.InvalidConst.16 VXCVI stays zero w	hen exception condition does not occur	
Representative of VSX conversion to integer instructions	VXCVI = 0 before instruction execution Condition for Invalid Operation Exception Invalid Integer Convert does not occur	VXCVI = 0
I-7.4.1.InvalidConst.17 VXSOFT is sticky		
mtfsfi mtfsf mtfsb1	VXSOFT = 1 before instruction execution Condition for Invalid Operation Exception Software Defined does not occur	VXSOFT = 1
I-7.4.1.InvalidConst.18 VXSOFT stays zero	when exception condition does not occur	
mtfsfi mtfsf mtfsb1	VXSOFT = 0 before instruction execution Condition for Invalid Operation Exception Software Defined does not occur	VXSOFT = 0

8.2.1.3. Actions taken when the exception is enabled

<u>VSX Scalar Floating-Point Arithmetic instructions:</u> xsadddp xsdivdp xsmuldp xssubdp xsaddsp xsdivsp xsmulsp xssubsp xsmaddadp xsmaddmdp xsmsubadp xsmsubmdp xsnmaddadp xsnmaddmdp xsmsubadp xsnmsubmdp xsmaddasp xsmaddmsp xsmsubasp xsnmsubmsp xsnmsubmsp

VSX Scalar DP-SP Conversion instructions: xscvdpsp xscvspdp

<u>VSX Scalar Convert Floating-Point Double-Precision to Integer instructions:</u> xscvdpsxds xscvdpsxws xscvdpuxds xscvdpuxws

<u>VSX Scalar Round to Floating-Point Double-Precision Integer instructions:</u> xsrdpic xsrdpim xsrdpip xsrdpiz

VSX Scalar Floating-Point Compare Double-Precision instructions: xscmpodp xscmpudp

<u>VSX Vector Floating-Point Arithmetic instructions:</u> xvadddp xvdivdp xvmuldp xvsubdp xvaddsp xvdivsp xvmulsp xvsubsp xvmaddadp xvmaddmdp xvmsubadp xvmsubmdp xvnmaddadp xvnmaddmdp xvmsubadp xvnmaddasp xvmsubasp xvnmaddasp xvnmaddmsp xvnmsubasp
<u>VSX Vector Floating-Point Compare instructions:</u> xvcmpeqdp[.] xvcmpgedp[.] xvcmpgtdp[.] xvcmpgtsp[.] xvcmpgtsp[.]

VSX Vector Maximum/Minimum instructions: xvmaxdp xvmindp xvmaxsp xvminsp

VSX Vector DP-SP Conversion instructions: xvcvdpsp xvcvspdp

<u>VSX Vector Convert Floating-Point to Integer instructions:</u> xvcvdpsxds xvcvdpsxws xvcvdpuxds xvcvdpuxws xvcvspsxds xvcvspsxws xvcvspuxds xvcvspuxws

<u>VSX Vector Round to Floating-Point Integer instructions:</u> xvrdpi xvrdpic xvrdpim xvrdpip xvrdpiz xvrspi xvrspic xvrspim xvrspip xvrspiz

<u>VSX Scalar Quad-Precision Arithmetic instructions:</u> xsaddqp[o] xsdivqp[o] xsmulqp[o] xssqrtqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmsubqp[o]

<u>VSX Scalar Quad-Precision Convert to Integer instructions:</u> xscvqpsdz xscvqpswz xscvqpudz xscvqpuwz

VSX Scalar Round Quad-Precision to Double-Extended-Precision instruction: xsrqpxp

VSX Scalar Round to Quad-Precision Integer instruction: xsrqpi

VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] instructions: xscvqpdp[o]

Instructions tested	Compliance conditions	Expected result
I-7.4.1.VE1.1 The actions that will be take	n when the Invalid Operation Exception is en	nabled for floating-point scalar instructions
VSX Scalar Floating-Point Arithmetic instructions VSX Scalar DP-SP Conversion Instructions VSX Scalar Convert Floating-Point Double-Precision to Integer Instructions VSX Scalar Round to Floating-Point Double-Precision Integer Instructions	VE = 1 VXSNAN VXISI VXIDI VXZDZ VXIMZ VXSQRT VXCVI = 1 Condition for Invalid Operation Exception occurs	Update of VSR[XT] is suppressed FR = 0 FI = 0 FPRF is unchanged
I-7.4.1.VE1.2 The actions that will be take instructions	n when the Invalid Operation Exception is en	nabled for floating-point scalar compare
VSX Scalar Floating-Point Compare Double-Precision Instructions	VE = 1 VXSNAN VXVC = 1 Condition for Invalid Operation Exception occurs	FR is unchanged FI is unchanged C is unchanged FPCC is set to reflect unordered

Instructions tested	Compliance conditions	Expected result
VSX Vector Floating-Point Arithmetic instructions	VE = 1	Update of VSR[XT] is suppressed for all vector elements
VSX Vector Floating-Point Compare Instructions	VXSNAN VXISI VXIDI VXZDZ VXIMZ VXSQRT VXCVI VXVC = 1	FR is unchanged
VSX Vector Maximum/Minimum Instruc-	Condition for Invalid Operation Exception occurs	FI is unchanged FPRF is unchanged
VSX Vector DP-SP Conversion Instruc-		TTTA is unchanged
tions VSX Vector Convert Floating-Point to Integer Instructions		
VSX Vector Round to Floating-Point Integer Instructions		
	when the Invalid Operation Exception is en	abled for VSX Scalar Quad-Precision
VSX Scalar Quad-Precision Arithmetic instructions	VE = 1	VSR[VRT+32] is not modified
VSX Scalar Quad-Precision Convert to Integer Instructions	VXSNAN VXISI VXIDI VXZDZ VXIMZ VXSQRT VXCVI = 1	FR = 0 FI = 0
VSX Scalar Round Quad-Precision to Double-Extended-Precision Instructions	Condition for Invalid Operation Exception occurs	FPRF is not modified
VSX Scalar Round to Quad-Precision Integer Instructions		
VSX Scalar Convert with round Quad- Precision to Double-Precision format Instructions		
I-7.4.1.VE1.5 The actions that will be taken Compare instructions	when the Invalid Operation Exception is en	abled for VSX Scalar Quad-Precision
VSX Scalar Compare Ordered Quad- Precision instruction (xscmpoqp)	VE = 1	FR, FI, and C are not modified
VSX Scalar Compare Unordered Quad-	VXSNAN VXVC = 1	FPCC is set to reflect unordered
Precision Instruction (xscmpuqp)	Condition for Invalid Operation Exception occurs	
I-7.4.1.VE1.6 The actions that will be taken Compare instructions	when the Invalid Operation Exception is en	abled for VSX Scalar Half-Precision
VSX Scalar Convert Half-Precision to Double-Precision format instruction	VE = 1	VSR[XT] is not modified
(xscvhpdp)	VXSNAN = 1	FR and FI are set to 0
VSX Scalar Convert with round Double- Precision to Half-Precision format Instruc- tion (xscvdphp)	Condition for Invalid Operation Exception occurs	FPRF is not modified
I-7.4.1.VE1.7 The actions that will be taken when the Invalid Operation Exception is enabled for VSX Scalar Convert Half-Precision instructions		
VSX Vector Convert Half-Precision to Single-Precision format instruction	VE = 1	VSR[XT] is not modified
(xvcvhpsp)	VXSNAN = 1	FR and FI are not modified
VSX Vector Convert with round Single- Precision to Half-Precision format Instruc- tion (xvcvsphp)	Condition for Invalid Operation Exception occurs	FPRF is not modified

8.2.1.4. Action taken when the exception is disabled

<u>VSX Vector Single-Precision Arithmetic instructions:</u> xvaddsp xvdivsp xvmulsp xvsubsp xvmaddasp xvmaddmsp xvmsubasp xvmsubmsp xvnmaddmsp xvnmsubasp xvnmsubmsp

VSX Vector Single-Precision Maximum/Minimum instructions: xvmaxsp xvminsp

VSX Vector Round to Single-Precision Integer instructions: xvrspi xvrspic xvrspim xvrspip xvrspiz

<u>VSX Scalar Double-Precision Arithmetic instructions:</u> xsadddp xsdivdp xsmuldp xssubdp xsmaddadp xsmaddmdp xsmsubadp xsmsubmdp xsnmaddadp xsnmsubmdp

<u>VSX Scalar Double-Precision Maximum/Minimum instructions:</u> xsmaxcdp xsmaxdp xsmaxjdp xsmincdp xsminjdp

VSX Scalar Round to Double-Precision Integer instructions: xsrdpi xsrdpic xsrdpim xsrdpip xsrdpiz

<u>VSX Vector Double-Precision Arithmetic instructions:</u> xvadddp xvdivdp xvmuldp xvsubdp xvmaddadp xvmaddmdp xvmsubadp xvnmaddadp xvnmaddmdp xvnmsubmdp

VSX Vector Double-Precision Maximum/Minimum instructions: xvmaxdp xvmindp

VSX Vector Round to Double-Precision Integer instructions: xvrdpi xvrdpic xvrdpim xvrdpip xvrdpiz

Instructions tested	Compliance conditions	Expected result	
I-7.4.1.VE0.1 The actions that will be taken when the Invalid Operation Exception is disabled for VSX Scalar Convert with round Double-Precision to Single-Precision format instruction			
xscvdpsp	VE = 0 VXSNAN = 1 Condition for Invalid Operation Exception occurs	VSR[XT].word[0] = single-precision representation of a QNaN FR = 0 FI = 0 FPRF is set to indicate the class of the result QNaN	
I-7.4.1.VE0.2 The actions that will be taken	when the Invalid Operation Exception is dis	sabled for vector single-precision instructions	
VSX Vector Single-Precision Arithmetic instructions VSX Vector Single-Precision Maximum/ Minimum Instructions xvcvdpsp VSX Vector Round to Single-Precision Integer Instructions	VE = 0 VXSNAN VXISI VXIDI VXZDZ VXIMZ VXSQRT = 1 Condition for Invalid Operation Exception occurs	VSR[XT].word["respective"] = single- precision QNaN FR is not modified FI is not modified FPRF is not modified	
I-7.4.1.VE0.3 The actions that will be taken tions	n when the Invalid Operation Exception is dis	sabled for scalar double-precision instruc-	
VSX Scalar Double-Precision Arithmetic instructions VSX Scalar Double-Precision Maximum/ Minimum Instructions xscvspdp VSX Scalar Round to Double-Precision Integer Instructions	VE = 0 VXSNAN VXISI VXIDI VXZDZ VXIMZ VXSQRT = 1 Condition for Invalid Operation Exception occurs	VSR[XT].word[0] = double-precision QNaN VSR[XT].word[1] is undefined FR = 0 FI = 0 FPRF is set to indicate the class of the result QNaN	
tions	when the Invalid Operation Exception is dis	sabled for vector double-precision instruc-	

Instructions tested	Compliance conditions	Expected result
VSX Vector Double-Precision Arithmetic	VE = 0	VSR[XT].word["respective"] = double-
instructions		precision QNaN
VSX Vector Double-Precision Maximum/ Minimum Instructions	VXSNAN VXISI VXIDI VXZDZ VXIMZ VXSQRT = 1	FR is not modified
William Instructions	Condition for Invalid Operation Exception	FI is not modified
xvcvspdp	occurs	FPRF is not modified
VSX Vector Round to Double-Precision Integer Instructions		
I-7.4.1.VE0.5 The actions that will be taker VSR[XB].doubleword[0] is positive or +Infir	when the Invalid Operation Exception is dis nity	sabled when Double-precision operand in
xscvdpsxd	VE = 0	VSR[XT].doubleword[0] =
	VXSNAN VXCVI = 1	0x7FFF_FFFF_FFFF
	•	VSR[XT].doubleword[1] is undefined
	Double-precision operand in VSR[XB].doubleword[0] is positive or	FR = 0
	+Infinity	FI = 0
	Condition for Invalid Operation Exception	FPRF is undefined
LZ AAN/EQ C The positions the shortly be a solve	occurs	
VSR[XB].doubleword[0] is negative or -Infil	when the Invalid Operation Exception is dis nity or NaN	sabled when Double-precision operand in
xscvdpsxd	VE = 0	VSR[XT].doubleword[0] =
	VXSNAN VXCVI = 1	0x8000_0000_0000_0000 VSR[XT].doubleword[1] is undefined
	Double-precision operand in VSR[XB].doubleword[0] is negative or	FR = 0
	-Infinity or NaN	FI = 0
	Condition for Invalid Operation Exception occurs	FPRF is undefined
I-7.4.1.VE0.7 The actions that will be taker VSR[XB].doubleword[0] is positive or +Infir	when the Invalid Operation Exception is dis nity for xscvdpuxd instruction	sabled when Double-precision operand in
xscvdpuxd	VE = 0	VSR[XT].doubleword[0] =
	VXSNAN VXCVI = 1	0xFFFF_FFFF_FFFF
	•	VSR[XT].doubleword[1] is undefined
	Double-precision operand in VSR[XB].doubleword[0] is positive or	FR = 0
	+Infinity +Infinity	FI = 0
	Condition for Invalid Operation Exception	FI = 0
	occurs	FPRF is undefined
I-7.4.1.VE0.8 The actions that will be taker VSR[XB].doubleword[0] is negative or -Infin	when the Invalid Operation Exception is dis nity or NaN for xscvdpuxd instruction	sabled when Double-precision operand in
xscvdpuxd	VE = 0	VSR[XT].doubleword[0] = 0x0000_0000_0000
	VXSNAN VXCVI = 1	
	Double-precision operand in	VSR[XT].doubleword[1] is undefined
	VSR[XB].doubleword[0] is negative or -Infinity or NaN	FR = 0
		FI = 0
	Condition for Invalid Operation Exception occurs	FPRF is undefined
I-7.4.1.VE0.9 The actions that will be taker VSR[XB].doubleword[0] is positive or +Infir	when the Invalid Operation Exception is dis hity for xscvdpsxw instruction	sabled when Double-precision operand in
xscvdpsxw	VE = 0	VSR[XT].word[1] = 0x7FFF_FFFF
	VXSNAN VXCVI = 1	VSR[XT].word[0] is undefined
I	I	

Instructions to stad	Compliance conditions	Expected vesselt
Instructions tested	Compliance conditions Double-precision operand in	VSR[XT].word[2] is undefined
	VSR[XB].doubleword[0] is positive or +Infinity	VSR[XT].word[2] is undefined
	Condition for Invalid Operation Exception	FR = 0
	occurs	FI = 0
		FPRF is undefined
I-7.4.1.VE0.10 The actions that will be take VSR[XB].doubleword[0] is is negative or -I	en when the Invalid Operation Exception is d nfinity or NaN for xscvdpsxw instruction	isabled when Double-precision operand in
xscvdpsxw	VE = 0	VSR[XT].word[1] = 0x8000_0000
	VXSNAN VXCVI = 1	VSR[XT].word[0] is undefined
	Double-precision operand in	VSR[XT].word[2] is undefined
	VSR[XB].doubleword[0] is negative or -Infinity or NaN	VSR[XT].word[3] is undefined
	Condition for Invalid Operation Exception	FR = 0
	occurs	FI = 0
		FPRF is undefined
I-7.4.1.VE0.11 The actions that will be take VSR[XB].doubleword[0] is positive or +Infi	en when the Invalid Operation Exception is d nity for xscvdpuxw instruction	isabled when Double-precision operand in
xscvdpuxw	VE = 0	VSR[XT].word[1] = 0xFFFF_FFFF
	VXSNAN VXCVI = 1	VSR[XT].word[0] is undefined
	Double-precision operand in	VSR[XT].word[2] is undefined
	VSR[XB].doubleword[0] is positive or +Infinity	VSR[XT].word[3] is undefined
	Condition for Invalid Operation Exception	FR = 0
	occurs	FI = 0
		FPRF is undefined
I-7.4.1.VE0.12 The actions that will be take VSR[XB].doubleword[0] is negative or -Infi	en when the Invalid Operation Exception is d nity or NaN for xscvdpuxw instruction	isabled when Double-precision operand in
xscvdpuxw	VE = 0	VSR[XT].word[1] = 0x0000_0000
	VXSNAN VXCVI = 1	VSR[XT].word[0] is undefined
	Double-precision operand in	VSR[XT].word[2] is undefined
	VSR[XB].doubleword[0] is negative or -Infinity or NaN	VSR[XT].word[3] is undefined
	Condition for Invalid Operation Exception	FR = 0
	occurs	FI = 0
		FPRF is undefined
I-7.4.1.VE0.13 The actions that will be taken when the Invalid Operation Exception is disabled when Double-precision operand in VSR[XB].doubleword[i] is positive or +Infinity for xvcvdpsxd instruction		
xvcvdpsxd	VE = 0	VSR[XT].doubleword[i] =
	VXSNAN VXCVI = 1	0x7FFF_FFFF_FFFF_FFFF
	Double-precision operand in	FR is not modified
	VSR[XB].doubleword[i] is positive or +Infinity	FI is not modified
	Condition for Invalid Operation Exception	FPRF is not modified
	occurs	

Instructions tested	Compliance conditions	Expected result
	ill be taken when the Invalid Operation Exception is e or -Infinity or NaN for xvcvdpsxd instruction	disabled when Double-precision operand in
xvcvdpsxd	VE = 0	VSR[XT].doubleword[i] = 0x8000 0000 0000
	VXSNAN VXCVI = 1	FR is not modified
	Double-precision operand in VSR[XB].doubleword[i] is negative or -Infinity or NaN	FI is not modified
	Condition for Invalid Operation Exception	FPRF is not modified
	ill be taken when the Invalid Operation Exception is or +Infinity for xvcvdpuxd instruction	disabled when Double-precision operand in
xvcvdpuxd	VE = 0	VSR[XT].doubleword[i] =
•	VXSNAN VXCVI = 1	0xFFFF_FFFF_FFFF
		FR is not modified
	Double-precision operand in VSR[XB].doubleword[i] is positive or +Infinity	FI is not modified
		FPRF is not modified
	Condition for Invalid Operation Exception occurs	
	ill be taken when the Invalid Operation Exception is e or -Infinity or NaN for xvcvdpuxd instruction	disabled when Double-precision operand in
xvcvdpuxd	VE = 0	VSR[XT].doubleword[i] =
	VXSNAN VXCVI = 1	0x0000_0000_0000_0000
	Double-precision operand in	FR is not modified
	VSR[XB].doubleword[i] is negative or -Infinity or NaN	FI is not modified
	Condition for Invalid Operation Exception	FPRF is not modified
L 7 4 1 VEO 17 The actions that w	OCCURS	disabled when Double precision engrand in
	ill be taken when the Invalid Operation Exception is or +Infinity for xvcvdpsxw instruction	uisabled when Double-precision operand in
xvcvdpsxw	VE = 0	VSR[XT].word[2i] = 0x7FFF_FFFF
	VXSNAN VXCVI = 1	VSR[XT].word[2i+1] is undefined
	Double-precision operand in	FR is not modified
	VSR[XB].doubleword[i] is positive or +Infinity	FI is not modified
	Condition for Invalid Operation Exception occurs	FPRF is not modified
	ill be taken when the Invalid Operation Exception is e or -Infinity or NaN for xvcvdpsxw instruction	disabled when Double-precision operand in
xvcvdpsxw	VE = 0	VSR[XT].word[2i] = 0x8000_0000
	VXSNAN VXCVI = 1	VSR[XT].word[2i+1] is undefined
	Double-precision operand in	FR is not modified
	VSR[XB].doubleword[i] is negative or -Infinity or NaN	FI is not modified
	Condition for Invalid Operation Exception occurs	FPRF is not modified
	ill be taken when the Invalid Operation Exception is or +Infinity for xvcvdpuxw instruction	disabled when Double-precision operand in
xvcvdpuxw	VE = 0	VSR[XT].word[2i] = 0xFFFF FFFF

Instructions tested	Compliance conditions	Expected result
	VXSNAN VXCVI = 1	VSR[XT].word[2i+1] is undefined
	Double-precision operand in VSR[XB].doubleword[i] is positive or	FR is not modified
	+Infinity	FI is not modified
	Condition for Invalid Operation Exception occurs	FPRF is not modified
I-7.4.1.VE0.20 The actions that will be take VSR[XB].doubleword[i] is negative or -Infir	en when the Invalid Operation Exception is d wity or NaN for xvcvdpuxw instruction	isabled when Double-precision operand in
xvcvdpuxw	VE = 0	VSR[XT].word[2i] = 0x0000_0000
	VXSNAN VXCVI = 1	VSR[XT].word[2i+1] is undefined
	Double-precision operand in	FR is not modified
	VSR[XB].doubleword[i] is negative or -Infinity or NaN	FI is not modified
	Condition for Invalid Operation Exception occurs	FPRF is not modified
I-7.4.1.VE0.21 The actions that will be take VSR[XB].word[2i] is positive or +Infinity for	en when the Invalid Operation Exception is d xvcvspsxd instruction	isabled when single-precision operand in
xvcvspsxd	VE = 0 VXSNAN VXCVI = 1	VSR[XT].doubleword[i] = 0x7FFF_FFFF_FFFF_FFFF
	·	FR is not modified
	single-precision operand in VSR[XB].word[2i] is positive or +Infinity	FI is not modified
	Condition for Invalid Operation Exception occurs	FPRF is not modified
I-7.4.1.VE0.22 The actions that will be take VSR[XB].word[2i] is negative or -Infinity or	en when the Invalid Operation Exception is d NaN for xvcvspsxd instruction	isabled when single-precision operand in
xvcvspsxd	VE = 0	VSR[XT].doubleword[i] = 0x8000 0000 0000 0000
	VXSNAN VXCVI = 1	FR is not modified
	single-precision operand in VSR[XB].word[2i] is negative or -Infinity or	FI is not modified
	NaN	FPRF is not modified
	Condition for Invalid Operation Exception occurs	FFRF IS HOL HIDGINEG
I-7.4.1.VE0.23 The actions that will be take VSR[XB].word[2i] is positive or +Infinity for	en when the Invalid Operation Exception is d	isabled when single-precision operand in
xvcvspuxd	VE = 0	VSR[XT].doubleword[i] =
	VXSNAN VXCVI = 1	0xFFFF_FFFF_FFFF
	single-precision operand in	FR is not modified
	VSR[XB].word[2i] is positive or +Infinity	FI is not modified
	Condition for Invalid Operation Exception occurs	FPRF is not modified
I-7.4.1.VE0.24 The actions that will be take VSR[XB].word[2i] is negative or -Infinity or	en when the Invalid Operation Exception is d NaN for xvcvspuxd instruction	isabled when single-precision operand in
xvcvspuxd	VE = 0	VSR[XT].doubleword[i] = 0x0000 0000 0000 0000
	VXSNAN VXCVI = 1	
	single-precision operand in	FR is not modified
	VSR[XB].word[2i] is negative or -Infinity or NaN	FI is not modified
		FPRF is not modified

Instructions tested	Compliance conditions	Expected result
	Condition for Invalid Operation Exception	
L7.4.1 VE0.25 The actions that will be take	occurs n when the Invalid Operation Exception is d	isabled when single-precision operand in
VSR[XB].word[i] is positive or +Infinity for	erruner the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception is developed in the invalid Operation Exception in the invalid Operation is developed in the invalid Operation in the invalid Operation is developed in the invalid Operation in the invalid Operation is dependent in the invalid Operation i	isabled when single-precision operation
xvcvspsxw	VE = 0	VSR[XT].word[i] = 0x7FFF_FFF
	VXSNAN VXCVI = 1	FR is not modified
	single-precision operand in	FI is not modified
	VSR[XB].word[i] is positive or +Infinity	FPRF is not modified
	Condition for Invalid Operation Exception occurs	
I-7.4.1.VE0.26 The actions that will be take VSR[XB].word[i] is negative or -Infinity or N	en when the Invalid Operation Exception is d IaN for xvcvspsxw instruction	isabled when single-precision operand in
xvcvspsxw	VE = 0	VSR[XT].word[i] = 0x8000_0000
	VXSNAN VXCVI = 1	FR is not modified
	single-precision operand in	FI is not modified
	VSR[XB].word[i] is negative or -Infinity or	FPRF is not modified
	NaN	T TK 13 Hot mounted
	Condition for Invalid Operation Exception occurs	
I-7.4.1.VE0.27 The actions that will be take VSR[XB].word[i] is positive or +Infinity for >	en when the Invalid Operation Exception is development in the Invalid Operation Exception is development.	isabled when single-precision operand in
xvcvspuxw	VE = 0	VSR[XT].word[i] = 0xFFFF_FFF
	VXSNAN VXCVI = 1	FR is not modified
	single-precision operand in VSR[XB].word[i] is positive or +Infinity	FI is not modified
	Condition for Invalid Operation Exception occurs	FPRF is not modified
	en when the Invalid Operation Exception is d	isabled when single-precision operand in
VSR[XB].word[i] is negative or -Infinity or N		VODENTE COMPANY
xvcvspuxw	VE = 0	VSR[XT].word[i] = 0x0000_0000
	VXSNAN VXCVI = 1	FR is not modified
	single-precision operand in VSR[XB].word[i] is negative or -Infinity or	FI is not modified
	NaN	FPRF is not modified
	Condition for Invalid Operation Exception occurs	
I-7.4.1.VE0.29 The actions that will be take instructions	en when the Invalid Operation Exception is d	isabled for scalar compare double-precision
VSX Scalar Compare Double-Precision	VE = 0	FR is unchanged
Instructions	VXSNAN VXCVI = 1	FI is unchanged
VSX Scalar Double-Precision Maximum/ Minimum Instructions	Condition for Invalid Operation Exception	C is unchanged
	occurs	FPCC is set to reflect unordered
I-7.4.1.VE0.30 The actions that will be take Instructions	en when the Invalid Operation Exception is d	isabled for Vector Compare Single-Precision
VSX Vector Compare Single-Precision	VE = 0	VSR[XT].word[respective] = 0x0000_0000
Instructions	VXSNAN VXCVI = 1	FR is not modified

Instructions tested	Compliance conditions	Expected result
	Condition for Invalid Operation Exception	FI is not modified
	occurs	FPRF is not modified
I-7.4.1.VE0.31 The actions that will be take Precision Instructions	en when the Invalid Operation Exception is d	isabled for Vector Compare double-
VSX Vector Compare Double-Precision	VE = 0	VSR[XT].doubleword[respective] =
Instructions	VXSNAN VXCVI = 1	0x0000_0000_0000
VSX Vector Double-Precision Maximum/	Condition for Invalid Operation Exception	FR is not modified
Minimum Instructions	occurs	FI is not modified
		FPRF is not modified
I-7.4.1.VE0.32 The actions that will be take Instructions and VSX Scalar Round Quad-	en when the Invalid Operation Exception is d Precision to Integer Instructions	isabled for VSX Scalar Quad-Precision
xsaddqp[o] xsdivqp[o] xsmulqp[o]	VE = 0	VSR[VRT+32] = Quiet NaN in quad-
<pre>xssqrtqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmaddqp[o] xsnmsubqp[o]</pre>	VXSNAN VXISI VXIDI VXZDZ	precision representation
xsrdbi	VXIMZ VXSQRT = 1	FR and FI are set to 0
	Condition for Invalid Operation Exception occurs	FPRF is set to indicate the class of the result (Quiet NaN)
I-7.4.1.VE0.33 The actions that will be take Precision to Double-Extended_Precision Ir	en when the Invalid Operation Exception is destruction	isabled for VSX Scalar Round Quad-
xsrqpxp	VE = 0	VSR[VRT+32] = Quiet NaN in quad- precision representation
	VXSNAN = 1	FR and FI are set to 0
	Condition for Invalid Operation Exception occurs	FPRF is set to indicate the class of the
I-7.4.1.VE0.34 The actions that will be take Unordered) Quad-Precision Instructions	en when the Invalid Operation Exception is d	result (Quiet NaN) isabled for VSX Scalar Compare (Ordered,
xscmpoqp xscmpuqp	VE = 0	FR, FI and C are unchanged
	VXSNAN = 1 (if SNaN)	FPCC is set to reflect unordered
	VXVC = 1 (if Invalid Compare)	
	Condition for Invalid Operation Exception occurs	
I-7.4.1.VE0.35 The actions that will be take Quad-Precision to Double-Precision format	en when the Invalid Operation Exception is d t [using round to Odd] Instructions	isabled for VSX Scalar Convert with Round
xscvqpdp[o]	VE = 0	VSR[VRT+32] doubleword[0] = Quiet NaN in double-precision representation
	VXSNAN = 1	·
	Condition for Invalid Operation Exception occurs	VSR[VRT+32] doubleword [1] = 0x0000_0000_0000_0000
		FR and FI are set to 0
		FPRF is set to indicate the class of the result (Quiet NaN)
I-7.4.1.VE0.36 The actions that will be take to zero Quad-Precision to Signed Doublew	en when the Invalid Operation Exception is decoration for the Invalid Operation Exception is decorated in the Invalid Provided Instruction	isabled for VSX Scalar Convert with Round
xscvqpsdz	VE = 0	VSR[VRT+32] doubleword[0] =
	VXSNAN = 1 (if SNaN)	0x7FFF_FFFF_FFFF if the quad- precision operand in VSR[VRB+32] is a
	VXCVI = 1 (if Invalid Integer Convert)	positive number or +Infinity
	Condition for Invalid Operation Exception	VSR[VRT+32] doubleword[0] = 0x8000_0000_0000_0000 if the quad-

Instructions to stad	Compliance conditions	Expected vesselt
Instructions tested	Compliance conditions	Expected result
		precision operand in VSR[VRB+32] is a negative number, -Infinity, or NaN
		VSR[VRT+32] doubleword [1] = 0x0000_0000_00000
		FR and FI are set to 0
		FPRF is undefined
I-7.4.1.VE0.37 The actions that will be take to zero Quad-Precision to Signed Word Ins	en when the Invalid Operation Exception is destruction	isabled for VSX Scalar Convert with Round
xscvqpswz	VE = 0	VSR[VRT+32] word[1] = 0x7FFF_FFFF if
	VXSNAN = 1 (if SNaN)	the quad-precision operand in VSR[VRB +32] is a positive number or +Infinity
	VXCVI = 1 (if Invalid Integer Convert)	VSR[VRT+32] word[1] = 0x8000_0000 if
	Condition for Invalid Operation Exception occurs	the quad-precision operand in VSR[VRB +32] is a negative number, -Infinity, or NaN
		VSR[VRT+32] word [0] = 0x0000_0000
		VSR[VRT+32] word [2] = 0x0000_0000
		VSR[VRT+32] word [3] = 0x0000_0000
		FR and FI are set to 0
		FPRF is undefined
I-7.4.1.VE0.38 The actions that will be take to zero Quad-Precision to Unsigned Doubl	en when the Invalid Operation Exception is deword Instruction	isabled for VSX Scalar Convert with Round
xscvqpudz	VE = 0	VSR[VRT+32] doubleword[0] = 0xFFFF FFFF FFFF FFFF if the quad-
	VXSNAN = 1 (if SNaN) VXCVI = 1 (if Invalid Integer Convert)	precision operand in VSR[VRB+32] is a positive number or +Infinity
	,	VSR[VRT+32] doubleword[0] =
	Condition for Invalid Operation Exception occurs	0x0000_0000_0000_0000 if the quad- precision operand in VSR[VRB+32] is a negative number, -Infinity, or NaN
		VSR[VRT+32] doubleword [1] = 0x0000_0000_0000
		FR and FI are set to 0
		FPRF is undefined
I-7.4.1.VE0.39 The actions that will be take to zero Quad-Precision to Unsigned Word	en when the Invalid Operation Exception is d Instruction	isabled for VSX Scalar Convert with Round
xscvqpuwz	VE = 0	VSR[VRT+32] word[1] = 0xFFFF_FFFF if
	VXSNAN = 1 (if SNaN)	the quad-precision operand in VSR[VRB +32] is a positive number or +Infinity
	VXCVI = 1 (if Invalid Integer Convert)	VSR[VRT+32] word[1] = 0x0000_0000 if the quad-precision operand in VSR[VRB
	Condition for Invalid Operation Exception occurs	+32] is a negative number, -Infinity, or NaN
		VSR[VRT+32] word [0] = 0x0000_0000
		VSR[VRT+32] word [2] = 0x0000_0000
		VSR[VRT+32] word [3] = 0x0000_0000
		FR and FI are set to 0
		FPRF is undefined

Instructions tested	Compliance conditions	Expected result
I-7.4.1.VE0.40 The actions that will be Double-Precision to Half-Precision for	taken when the Invalid Operation Exception is omat Instruction	lisabled for VSX Scalar Convert with Round
xscvdphp	VE = 0 VXSNAN = 1	VSR[XT] rightmost halfword of double- word[0] = Quiet NaN in half-precision representation
	Condition for Invalid Operation Exception occurs	VSR[XT] leftmost 3 halfwords of doubleword[0] are set to 0
		VSR[XT] doubleword[1] is undefined
		FR and FI are set to 0
		FPRF is set to indicate the class of the result (Quiet NaN)
I-7.4.1.VE0.41 The actions that will be Precision to Double-Precision format I.	taken when the Invalid Operation Exception is onstruction	lisabled for VSX Scalar Convert with Half-
xscvhpdp	VE = 0	VSR[XT] doubleword[0] = Quiet NaN in double-precision representation
	VXSNAN = 1	VSR[XT] doubleword[1] is undefined
	Condition for Invalid Operation Exception occurs	FR and FI are set to 0
		FPRF is set to indicate the class of the result (Quiet NaN)
I-7.4.1.VE0.42 The actions that will be Single-Precision to Half-Precision form	taken when the Invalid Operation Exception is conat Instruction	lisabled for VSX Vector Convert with Round
xvcvsphp	VE = 0 VXSNAN = 1	VSR[XT] rightmost halfword of respective word element = Quiet NaN in half-precision representation
	Condition for Invalid Operation Exception occurs	VSR[XT] leftmost halfword of respective word element is set to 0
		FR and FI are not modified
		FPRF is not modified
I-7.4.1.VE0.43 The actions that will be Precision to Single-Precision format In	taken when the Invalid Operation Exception is distruction	lisabled for VSX Vector Convert with Half-
xvcvhpsp	VE = 0	VSR[XT] respective word element = Quiet NaN in single-precision representation
	VXSNAN = 1	FR and FI are not modified
	Condition for Invalid Operation Exception occurs	FPRF is not modified

8.2.2. Zero Divide Exception

Scenario groups:

- Setting exception bit ZX
- · Actions taken when the exception is enabled
- Action taken when the exception is disabled

<u>Condition for Zero Divide Exception for divide instructions:</u> zero divisor value and a finite nonzero dividend value.

Condition for Zero Divide Exception for reciprocal estimate instructions: operand value of zero

8.2.2.1. Setting exception bit ZX

Instructions tested	Compliance conditions	Expected result	
I-7.4.2.ZeroDiv.1 VSX Floating-Point Divide instructions set ZX to 1 when division by zero occurs			
xsdivqp[o] xsdivdp xsdivsp xvdivdp xvdivsp	Condition for Zero Divide Exception for divide instructions occurs	ZX = 1	
I-7.4.2.ZeroDiv.2 ZX is sticky divide instruc	tions		
Representative of: xsdivqp[o] xsdivdp xsdivsp xvdivdp xvdivsp	ZX=1 before instruction execution	ZX = 1	
λουίνομ λναίνομ	Condition for Zero Divide Exception for divide instructions does not occur		
I-7.4.2.ZeroDiv.3 ZX stays zero when exce	ption condition does not occur divide instru	ictions	
Representative of: xsdivqp[o] xsdivdp xsdivsp xvdivdp xvdivsp	ZX=0 before instruction execution	ZX = 0	
Asursp Avurup Avurusp	Condition for Zero Divide Exception for divide instructions does not occur		
I-7.4.2.ZeroDiv.4 VSX Floating-Point Reciprocal Estimate instruction or a VSX Floating-Point Reciprocal Square Root Estimate instruction set ZX to 1 when operand is zero			
xsredp xsrsqrtedp xsresp xsrsqrtesp xvredp xvrsqrtedp xvresp xvrsqrtesp	Condition for Zero Divide Exception for reciprocal estimate instructions occurs	ZX = 1	
I-7.4.2.ZeroDiv.5 ZX is sticky reciprocal estimate instructions			
Representative of: xsredp xsrsqrtedp xsrsp xsrsqrtesp xvredp xvrsqrtedp	ZX=1 before instruction execution	ZX = 1	
xvresp xvrsqrtesp	Condition for Zero Divide Exception for reciprocal estimate instructions does not occur		
I-7.4.2.ZeroDiv.6 ZX stays zero when exception condition does not occur reciprocal estimate instructions			
Representative of: xsredp xsrsqrtedp xsrsqrtesp xvrsqrtedp	ZX=0 before instruction execution	ZX = 0	
xvresp xvrsqrtesp	Condition for Zero Divide Exception for reciprocal estimate instructions does not occur		

8.2.2.2. Actions taken when the exception is enabled

Instructions tested	Compliance conditions	Expected result	
I-7.4.2.ZE1.1 The actions that will be taken when the Zero Divide Exception is enabled and operation scalar floating-point causing Zero Divide Exception instructions			
xsdivdp xsdivsp	ZE = 1	Update of VSR[XT] is suppressed	
	ZX = 1	FR = 0	
	Condition for Zero Divide Exception	FI = 0	
	occurs	FPRF is unchanged	
I-7.4.2.ZE1.1b The actions that will be taken when the Zero Divide Exception is enabled and operation scalar floating-point reciprocal or square root causing Zero Divide Exception instructions			
xsredp xsresp xsrsqrtedp xsrsqrtesp	ZE = 1	Update of VSR[XT] is suppressed	
	ZX = 1	FR is undefined	
	Condition for Zero Divide Exception	FI is undefined	
	occurs	FPRF is unchanged	
I-7.4.2.ZE1.2 The actions that will be taken when the Zero Divide Exception is enabled and operation vector floating-point causing Zero Divide Exception instructions			
xvdivdp xvdivsp xvredp xvresp xvrsqrtedp xvrsqrtesp	ZE = 1	Update of VSR[XT] is suppressed for all vector elements	

Instructions tested	Compliance conditions	Expected result
	ZX = 1	FI is unchanged
	Condition for Zero Divide Exception	FR is unchanged
	occurs	FPRF is unchanged
I-7.4.2.ZE1.3 The actions that will be taken Zero Divide Exception instructions	when the Zero Divide Exception is enabled	and operation vector floating-point causing
xsdivqp[o]	ZE = 1	Update of VSR[VRT+32] is suppressed
	ZX = 1	FI = 0
	Condition for Zero Divide Exception	FR = 0
	occurs	FPRF is unchanged

8.2.2.3. Action taken when the exception is disabled

Instructions tested	Compliance conditions	Expected result
I-7.4.2.ZE0.1 The actions that will be taker the XOR of the signs of source operands =		for scalar floating-point divide instructions if
xsdivdp xsdivsp	ZE = 0 ZX = 1	VSR[XT].doubleword[0] = +Infinity in double-precision format
	XOR of the signs of source operands = 0 Condition for Zero Divide Exception occurs	VSR[XT].doubleword[1] undefined FR = 0 FI = 0
I-7.4.2.ZE0.2 The actions that will be taker the XOR of the signs of source operands =		FPRF is set to indicate class of +Infinity I for scalar floating-point divide instructions if
xsdivdp xsdivsp	ZE = 0 ZX = 1 XOR of the signs of source operands = 1 Condition for Zero Divide Exception occurs	VSR[XT].doubleword[0]= -Infinity in double-precision format VSR[XT].doubleword[1] undefined FR = 0 FI = 0
I-7.4.2.ZE0.3 The actions that will be taken tion if the XOR of the signs of source operations.	when the Zero Divide Exception is disabled ands = 0	FPRF is set to indicate class of -Infinity I for vector double-precision divide instruc-
xvdivdp	ZE = 0 ZX = 1 XOR of the signs of source operands = 0 Vector element i causing a zero divide exception	VSR[XT].doubleword[i] = +Infinity in double-precision format FR is not modified FI is not modified FPRF is not modified
I-7.4.2.ZE0.4 The actions that will be taker tion if the XOR of the signs of source operations.	when the Zero Divide Exception is disabled ands = 1	I for vector double-precision divide instruc-
xvdivdp	ZE = 0 ZX = 1 XOR of the signs of source operands = 1	VSR[XT].doubleword[i] = -Infinity in double- precision format FR is not modified FI is not modified
	Vector element i causing a zero divide exception	FPRF is not modified Workgroup Specification

Instructions tested	Compliance conditions	Expected result	
		Expected result	
I-7.4.2.ZE0.5 The actions that will be taken when the Zero Divide Exception is disabled for vector single-precision divide instruction if the XOR of the signs of source operands = 0			
xvdivsp	ZE = 0	VSR[XT].word[i] = +Infinity in single- precision format	
	ZX = 1	FR is not modified	
	XOR of the signs of source operands = 0		
	Vector element i causing a zero divide	FI is not modified	
17.4.2.7E0.6. The perions that will be taken	exception	FPRF is not modified	
if the XOR of the signs of source operands		for vector single-precision divide instruction	
xvdivsp	ZE = 0	VSR[XT].word[i] = -Infinity in single-	
	ZX = 1	precision format	
	XOR of the signs of source operands = 1	FR is not modified	
	Vector element i causing a zero divide	FI is not modified	
	exception	FPRF is not modified	
	when the Zero Divide Exception is disabled	for scalar floating-point reciprocal instruc-	
xsredp xsresp xsrsqrtedp xsrsqrtesp	ZE = 0	VSR[XT].doubleword[0] = +Infinity in	
xsreup xsresp xsrsqreup xsrsqresp		double-precision format	
	ZX = 1	VSR[XT].doubleword[1] undefined	
	The sign of the source operand is 0	 FR = 0	
	Condition for Zero Divide Exception occurs	FI = 0	
	Cocars		
L7 / 2 7E0 8 The actions that will be taken	when the Zero Divide Exception is disabled	FPRF is set to indicate class of +Infinity	
tions if the sign of the source operand is 1	When the Zero Divide Exception is disabled	Tor scalar rodding point reciprocal instruc	
xsredp xsresp xsrsqrtedp xsrsqrtesp	ZE = 0	VSR[XT].doubleword[0]= -Infinity in double-	
	ZX = 1	precision format	
	The sign of the source operand is 1	VSR[XT].doubleword[1] undefined	
	Condition for Zero Divide Exception	FR = 0	
	occurs	FI = 0	
		FPRF is set to indicate class of -Infinity	
I-7.4.2.ZE0.9 The actions that will be taker instructions if the sign of the source operar	n when the Zero Divide Exception is disabled and is 0	for vector double-precision reciprocal	
xvredp xvrsqrtedp	ZE = 0	VSR[XT].doubleword[i] = +Infinity in	
	ZX = 1	double-precision format	
	The sign of the source operand is 0	FR is not modified	
	Vector element i causing a zero divide	FI is not modified	
	exception	FPRF is not modified	
I-7.4.2.ZE0.10 The actions that will be take instructions if the sign of the source operar	en when the Zero Divide Exception is disable and is 1	d for vector double-precision reciprocal	
xvredp xvrsqrtedp	ZE = 0	VSR[XT].doubleword[i] = -Infinity in double-	
	ZX = 1	precision format	
	The sign of the source operand is 1	FR is not modified	
		FI is not modified	

Instructions tested	Compliance conditions	Expected result	
	Vector element i causing a zero divide exception	FPRF is not modified	
I-7.4.2.ZE0.11 The actions that w instructions if the sign of the sour	ill be taken when the Zero Divide Exception is disab ce operand is 0	oled for vector single-precision reciprocal	
xvresp xvrsqrtesp	ZE = 0 ZX = 1	VSR[XT].word[i] = +Infinity in single- precision format	
	The sign of the source operand is 0	FR is not modified FI is not modified	
	Vector element i causing a zero divide exception	FPRF is not modified	
I-7.4.2.ZE0.12 The actions that we instructions if the sign of the sour	rill be taken when the Zero Divide Exception is disab ce operand is 1	oled for vector single-precision reciprocal	
xvresp xvrsqrtesp	ZE = 0 ZX = 1	VSR[XT].word[i] = -Infinity in single- precision format	
	The sign of the source operand is 1	FR is not modified	
	Vector element i causing a zero divide exception	FI is not modified FPRF is not modified	
I-7.4.2.ZE0.13 The actions that w instructions if the XOR of the sign	vill be taken when the Zero Divide Exception is disab ns of source operands = 0	olled for VSX Scalar Divide Quad-Precision	
xsdivqp[o]	ZE = 0	VSR[VRT+32] = +Infinity in quad-precision format	
	ZX = 1 XOR of the signs of source operands = 0	FR = 0	
	Condition for Zero Divide Exception occurs	FI = 0 FPRF is set to indicate the class of +Infinity	
	I-7.4.2.ZE0.14 The actions that will be taken when the Zero Divide Exception is disabled for VSX Scalar Divide Quad-Precision instructions if the XOR of the signs of source operands = 1		
xsdivqp[o]	ZE = 0	VSR[VRT+32] = -Infinity in quad-precision format	
	ZX = 1 XOR of the signs of source operands = 1	FR = 0	
	Condition for Zero Divide Exception	FI = 0	
<u>I</u>	occurs	FPRF is set to indicate the class of -Infinity	

8.2.3. Overflow Exception

Architecture sections:

• I-7.4.3 Floating-Point Overflow Exception

Scenario groups:

- Setting exception bit OX
- Actions taken when the exception is enabled
- Action taken when the exception is disabled

<u>Condition for Overflow Exception:</u> the magnitude of what would have been the rounded result if the exponent range were unbounded exceeds that of the largest finite number of the specified result precision

<u>VSX Scalar Double-Precision Arithmetic instructions:</u> xsadddp xsdivdp xsmuldp xssubdp xsmaddadp xsmaddmdp xsmsubadp xsmsubmdp xsnmaddadp xsnmsubadp xsnmsubmdp

VSX Scalar Reciprocal Estimate Double-Precision instruction: xsredp

<u>VSX Scalar Single-Precision Arithmetic instructions:</u> xsaddsp xsdivsp xsmulsp xssubsp xsmaddasp xsmaddmsp xsmsubasp xsmsubmsp xsnmaddasp xsnmaddmsp xsnmsubasp xsnmsubmsp

VSX Scalar Reciprocal Estimate Single-Precision instruction: xsresp

<u>VSX Vector Double-Precision Arithmetic instructions:</u> xvadddp xvdivdp xvmuldp xvsubdp xvmaddadp xvmaddmdp xvmsubadp xvnmaddadp xvnmaddmdp xvnmsubmdp

VSX Vector Reciprocal Estimate Double-Precision instruction: xvredp

<u>VSX Vector Single-Precision Arithmetic instructions:</u> xvaddsp xvdivsp xvmulsp xvsubsp xvmaddasp xvmaddmsp xvmsubasp xvmsubmsp xvnmaddmsp xvnmsubasp xvnmsubmsp

VSX Vector Reciprocal Estimate Single-Precision instruction: xvresp

<u>VSX Scalar Quad-Precision Arithmetic instructions:</u> xsaddqp[o] xsdivqp[o] xsmulqp[o] xssqrtqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmsubqp[o]

VSX Scalar Round Quad-Precision to Double-Extended-Precision instruction: xsrqpxp

VSX Scalar Convert with round Quad-Precision to Double-Precision format instructions: xscvqpdp[o]

VSX Scalar Convert with round Double-Precision to Half-Precision format instruction: xscvdphp

VSX Vector Convert with round Single-Precision to Half-Precision format instruction: xvcvsphp

8.2.3.1. Setting exception bit OX

VSX potentially overflowing/ underflowing instructions: VSX Scalar Double-Precision Arithmetic Instructions, VSX Scalar Reciprocal Estimate Double-Precision instruction, VSX Scalar Single-Precision Arithmetic instructions, VSX Scalar Reciprocal Estimate Single-Precision instruction, VSX Vector Double-Precision Arithmetic instructions, VSX Vector Reciprocal Estimate Double-Precision instruction, VSX Vector Single-Precision Arithmetic instructions, VSX Vector Reciprocal Estimate Single-Precision instruction, VSX Scalar Quad-Precision Arithmetic instructions, VSX Scalar Round Quad-Precision to Double-Extended-Precision instruction, VSX Scalar Convert with round Quad-Precision to Double-Precision format instruction, VSX Scalar Convert with round Double-Precision to Half-Precision format instruction, VSX Vector Convert with round Single-Precision to Half-Precision format instruction, xscvdpsp xxcvdpsp xssqrtsp xsrsp xsrsqrtesp

Instructions tested	Compliance conditions	Expected result	
I-7.4.3.Over.1 OX is set to 1 when overflow	I-7.4.3.Over.1 OX is set to 1 when overflow occurs		
VSX potentially overflowing/ underflowing instructions	Condition for Overflow Exception occurs	OX = 1	
I-7.4.3.Over.2 OX is sticky			
Representative of VSX potentially overflowing/ underflowing instructions	OX=1 before instruction execution Condition for Overflow Exception does not occur	OX = 1	
I-7.4.3.Over.3 OX stays zero when exception condition does not occur			
Representative of VSX potentially overflowing/ underflowing instructions	OX=0 before instruction execution	OX = 0	

Instructions tested	Compliance conditions	Expected result
	Condition for Overflow Exception does	
	not occur	

8.2.3.2. Actions taken when the exception is enabled

Instructions tested	Compliance conditions	Expected result	
I-7.4.3.OE1.1 The actions that will be taken when the Overflow Exception is enabled for the xscvdpsp instruction			
xscvdpsp	OE = 1 OX = 1	The exponent is adjusted by subtracting 192	
	The unbiased exponent of the normalized	VSR[XT].word[0] = the adjusted rounded result in single-precision format	
	intermediate result is less than or equal to Emax+192	VSR[XT].word[1] is undefined	
	Condition for Overflow Exception occurs	VSR[XT].word[2] is undefined	
		VSR[XT].word[3] is undefined	
		FPRF is set to indicate ±Normal Number	
	n when the Overflow Exception is enabled fo ciprocal Estimate Double-Precision instruction		
VSX Scalar Double-Precision Arithmetic instructions	OE = 1	The result of the normalized intermediate result adjusted by subtracting 1536.	
VSX Scalar Reciprocal Estimate Double- Precision instruction	OX = 1 Condition for Overflow Exception occurs	VSR[XT].doubleword[0] = the rounded result in double-precision format	
		VSR[XT].doubleword[1] is undefined	
		FPRF is set to indicate ±Normal Number	
I-7.4.3.OE1.3 The actions that will be taken instructions and VSX Scalar Reciprocal Es		r the VSX Scalar Single-Precision Arithmetic	
VSX Scalar Single-Precision Arithmetic instructions	OE = 1 OX = 1	The exponent is adjusted by subtracting 192	
VSX Scalar Reciprocal Estimate Single- Precision instruction	Condition for Overflow Exception occurs	VSR[XT].doubleword[0] = the rounded result in double-precision format	
		VSR[XT].doubleword[1] is undefined	
		FPRF is set to indicate ±Normal Number	
I-7.4.3.OE1.4 The actions that will be taken Vector Single-Precision relevant instruction		r the VSX Vector Double-Precision and VSX	
VSX Vector Double-Precision Arithmetic instructions	OE = 1	Update of VSR[XT] is suppressed for all vector elements	
VSX Vector Reciprocal Estimate Double- Precision instruction	OX = 1 Condition for Overflow Exception occurs	FR is not modified	
VSX Vector Single-Precision Arithmetic		FI is not modified	
instructions		FPRF is not modified	
VSX Vector Reciprocal Estimate Single- Precision instruction			
xvcvdpsp			
	n when the Overflow Exception is enabled for Precision to Double-Extended-Precision inst		
xsaddqp[o], xsdivqp[o], xsmulqp[o], xssqrtqp[o], xssubqp[o], xsmaddqp[o],	OE = 1	The exponent is adjusted by subtracting 24576	
ποσφιταρίο], ποσαραρίο], ποιπασαμρίο],	OX = 1	12.000	

Instructions tested	Compliance conditions	Expected result
xsmsubqp[o], xsnmaddqp[o], xsnmsubqp[o], xsrqpxp	Condition for Overflow Exception occurs	VSR[VRT+32] = the adjusted, rounded result in quad-precision format
		FPRF is set to indicate ±Normal Number (unless the result is undefined)
I-7.4.3.OE1.6 The actions that will be Precision to Double-Precision formation	be taken when the Overflow Exception is enabled f at [using round to Odd] instructions	or VSX Scalar Convert with round Quad-
xscvqpdp[o]	OE = 1	The exponent is adjusted by subtracting 1536
	OX = 1 Condition for Overflow Exception occurs	If the adjusted exponent is greater than +1023 (Emax), the result is undefined
		VSR[VRT+32].doubleword[0] = the adjust- ed, rounded result in double-precision format
		VSR[VRT+32].doubleword[1] = 0x0000_0000_0000_0000
		FPRF is set to indicate ±Normal Number (unless the result is undefined)
		,
I-7.4.3.OE1.7 The actions that will be Precision to Half-Precision format in	be taken when the Overflow Exception is enabled finstruction	or VSX Scalar Convert with round Double-
		or VSX Scalar Convert with round Double- The exponent is adjusted by subtracting 24
Precision to Half-Precision format in	OE = 1 OX = 1	
Precision to Half-Precision format in	OE = 1	The exponent is adjusted by subtracting 24 If the adjusted exponent is greater than +15
Precision to Half-Precision format in	OE = 1 OX = 1	The exponent is adjusted by subtracting 24 If the adjusted exponent is greater than +15 (Emax), the result is undefined VSR[XT] rightmost halfword of doubleword[0] = the adjusted, rounded result in
Precision to Half-Precision format in	OE = 1 OX = 1	The exponent is adjusted by subtracting 24 If the adjusted exponent is greater than +15 (Emax), the result is undefined VSR[XT] rightmost halfword of doubleword[0] = the adjusted, rounded result in half-precision format VSR[XT] leftmost 3 halfwords of double-
Precision to Half-Precision format in	OE = 1 OX = 1	The exponent is adjusted by subtracting 24 If the adjusted exponent is greater than +15 (Emax), the result is undefined VSR[XT] rightmost halfword of double- word[0] = the adjusted, rounded result in half-precision format VSR[XT] leftmost 3 halfwords of double- word[0] are set to 0
Precision to Half-Precision format in xscvdphp	OE = 1 OX = 1 Condition for Overflow Exception occurs Detaken when the Overflow Exception is enabled for the supplemental of	The exponent is adjusted by subtracting 24 If the adjusted exponent is greater than +19 (Emax), the result is undefined VSR[XT] rightmost halfword of double- word[0] = the adjusted, rounded result in half-precision format VSR[XT] leftmost 3 halfwords of double- word[0] are set to 0 VSR[XT] doubleword[1] is undefined FPRF is set to indicate ±Normal Number (unless the result is undefined)
Precision to Half-Precision format in xscvdphp I-7.4.3.0E1.8 The actions that will be	OE = 1 OX = 1 Condition for Overflow Exception occurs Detaken when the Overflow Exception is enabled for the supplemental of	The exponent is adjusted by subtracting 24 If the adjusted exponent is greater than +15 (Emax), the result is undefined VSR[XT] rightmost halfword of double- word[0] = the adjusted, rounded result in half-precision format VSR[XT] leftmost 3 halfwords of double- word[0] are set to 0 VSR[XT] doubleword[1] is undefined FPRF is set to indicate ±Normal Number (unless the result is undefined)
Precision to Half-Precision format in xscvdphp I-7.4.3.OE1.8 The actions that will to Precision to Half-Precision format in	OE = 1 OX = 1 Condition for Overflow Exception occurs Dee taken when the Overflow Exception is enabled for instruction	The exponent is adjusted by subtracting 24 If the adjusted exponent is greater than +15 (Emax), the result is undefined VSR[XT] rightmost halfword of doubleword[0] = the adjusted, rounded result in half-precision format VSR[XT] leftmost 3 halfwords of doubleword[0] are set to 0 VSR[XT] doubleword[1] is undefined FPRF is set to indicate ±Normal Number (unless the result is undefined) or VSX Vector Convert with round Single-

8.2.3.3. Action taken when the exception is disabled

Instructions tested	Compliance conditions	Expected result
I-7.4.3.OE0.1 The actions that will be taken when the Overflow Exception is disabled for the xscvdpsp instruction when it is Negative overflow with Round to Nearest Even mode		
xscvdpsp	OE = 0	XX = 1
	OX = 1 Round to Nearest Even	VSR[XT].word[0] = -Infinity in single- precision format
	Negative overflow	VSR[XT].word[1] is undefined VSR[XT].word[2] is undefined
		VSR[XT].word[3] is undefined

Instructions tested	Compliance conditions	Expected result	
		FR is undefined	
		FI = 1	
		FPRF is set to indicate -Infinity	
	I-7.4.3.OE0.2 The actions that will be taken when the Overflow Exception is disabled for the xscvdpsp instruction when it is Positive overflow with Round to Nearest Even mode		
xscvdpsp	OE = 0	XX = 1	
	OX = 1	VSR[XT].word[0] = +Infinity in single- precision format	
	Round to Nearest Even	VSR[XT].word[1] is undefined	
	Positive overflow	VSR[XT].word[2] is undefined	
		VSR[XT].word[3] is undefined	
		FR is undefined	
		FI = 1	
		FPRF is set to indicate +Infinity	
I-7.4.3.OE0.3 The actions that will be take	n when the Overflow Exception is disabled f	, , , , , , , , , , , , , , , , , , ,	
Negative overflow with Round toward Zero		1	
xscvdpsp	OE = 0	XX = 1	
	OX = 1 Round toward Zero	VSR[XT].word[0] = single-precision formats most negative finite number	
	Negative overflow	VSR[XT].word[1] is undefined	
	Tregulive overnow	VSR[XT].word[2] is undefined	
		VSR[XT].word[3] is undefined	
		FR is undefined	
		FI = 1	
		FPRF is set to indicate -Normal Number	
I-7.4.3.OE0.4 The actions that will be take overflow with Round toward Zero mode	n when the Overflow Exception is disabled f	or the xscvdpsp instruction when it is Positive	
xscvdpsp	OE = 0	XX = 1	
	OX = 1	VSR[XT].word[0] = single-precision formats most positive finite number	
	Round toward Zero	VSR[XT].word[1] is undefined	
	Positive overflow	VSR[XT].word[2] is undefined	
		VSR[XT].word[3] is undefined	
		FR is undefined	
		FI = 1	
		FPRF is set to indicate +Normal Number	
I-7.4.3.OE0.5 The actions that will be taken when the Overflow Exception is disabled for the xscvdpsp instruction when it is Negative overflow with Round toward +Infinity mode			
xscvdpsp	OE = 0	XX = 1	
	OX = 1	VSR[XT].word[0] = single-precision formats	
	Round toward +Infinity	most negative finite number	
ı		1	

Instructions tested	Compliance conditions	Expected result
	Negative overflow	VSR[XT].word[1] is undefined
		VSR[XT].word[2] is undefined
		VSR[XT].word[3] is undefined
		FR is undefined
		FI = 1
		FPRF is set to indicate -Normal Number
I-7.4.3.OE0.6 The actions that will be taken when the Overflow Exception is disabled for the xscvdpsp instruction when it is Positive overflow with Round toward +Infinity mode		
xscvdpsp	OE = 0	XX = 1
	OX = 1	VSR[XT].word[0] = +Infinity in single- precision format
	Round toward +Infinity	VSR[XT].word[1] is undefined
	Positive overflow	VSR[XT].word[2] is undefined
		VSR[XT].word[3] is undefined
		FR is undefined
		FI = 1
		FPRF is set to indicate +Infinity
I-7.4.3.0E0.7 The actions that will be taken when the Overflow Exception is disabled for the xscvdpsp instruction when it is		
Negative overflow with Round toward -Infinity mode		
xscvdpsp	OE = 0	XX = 1
	OX = 1 Round toward -Infinity	VSR[XT].word[0] = -Infinity in single- precision format
		VSR[XT].word[1] is undefined
	Negative overflow	VSR[XT].word[2] is undefined
		VSR[XT].word[3] is undefined
		FR is undefined
		FI = 1
		FPRF is set to indicate -Infinity
I-7.4.3.OE0.8 The actions that will be taken when the Overflow Exception is disabled for the xscvdpsp instruction when it is Positive overflow with Round toward -Infinity mode		
xscvdpsp	OE = 0	XX = 1
	OX = 1	VSR[XT].word[0] = single-precision formats
		most positive finite number
	Round toward -Infinity	·
	Round toward -Infinity Positive overflow	VSR[XT].word[1] is undefined
		VSR[XT].word[1] is undefined VSR[XT].word[2] is undefined
		VSR[XT].word[1] is undefined VSR[XT].word[2] is undefined VSR[XT].word[3] is undefined
		VSR[XT].word[1] is undefined VSR[XT].word[2] is undefined VSR[XT].word[3] is undefined FR is undefined
		VSR[XT].word[1] is undefined VSR[XT].word[2] is undefined VSR[XT].word[3] is undefined

Instructions tested	Compliance conditions	Expected result
	n when the Overflow Exception is disabled for it is Negative overflow with Round to Near	
VSX Scalar Single-Precision Arithmetic	OE = 0	XX = 1
instructions VSX Scalar Reciprocal Estimate Single-	OX = 1	VSR[XT].doubleword[0]= -Infinity in double precision format
Precision instruction	Round to Nearest Even	VSR[XT].doubleword[1] is undefined
VSX Scalar Double-Precision Arithmetic instructions	Negative overflow	FR is undefined
VSX Scalar Reciprocal Estimate Double-		FI = 1
Precision instruction		FPRF is set to indicate -Infinity
	en when the Overflow Exception is disabled in it is Positive overflow with Round to Neare	
VSX Scalar Single-Precision Arithmetic instructions	OE = 0	XX = 1
VSX Scalar Reciprocal Estimate Single-	OX = 1 Round to Nearest Even	VSR[XT].doubleword[0]= +Infinity in double-precision format
Precision instruction	Positive overflow	VSR[XT].doubleword[1] is undefined
VSX Scalar Double-Precision Arithmetic instructions	1 ositive overnow	FR is undefined
VSX Scalar Reciprocal Estimate Double-		FI = 1
Precision instruction		FPRF is set to indicate +Infinity
	en when the Overflow Exception is disabled n it is Negative overflow with Round toward	
VSX Scalar Single-Precision Arithmetic instructions	OE = 0	XX = 1
VSX Scalar Reciprocal Estimate Single-	OX = 1 Round toward Zero	VSR[XT].doubleword[0]= most negative finite number in double-precision format
Precision instruction	Negative overflow	VSR[XT].doubleword[1] is undefined
VSX Scalar Double-Precision Arithmetic instructions	Tregative overnow	FR is undefined
VSX Scalar Reciprocal Estimate Double-		FI = 1
Precision instruction		FPRF is set to indicate -Normal Number
	en when the Overflow Exception is disabled n it is Positive overflow with Round toward 2	
VSX Scalar Single-Precision Arithmetic	OE = 0	XX = 1
instructions VSX Scalar Reciprocal Estimate Single-	OX = 1	VSR[XT].doubleword[0]= most positive finite number in double-precision format
Precision instruction	Round toward Zero	VSR[XT].doubleword[1] is undefined
VSX Scalar Double-Precision Arithmetic instructions	Positive overflow	FR is undefined
VSX Scalar Reciprocal Estimate Double-		FI = 1
Precision instruction		FPRF is set to indicate +Normal Number
	en when the Overflow Exception is disabled n it is Negative overflow with Round toward	
VSX Scalar Single-Precision Arithmetic	OE = 0	XX = 1
instructions	OX = 1	VSR[XT].doubleword[0]= most negative
VSX Scalar Reciprocal Estimate Single- Precision instruction	Round toward +Infinity	finite number in double-precision format
	Negative overflow	VSR[XT].doubleword[1] is undefined

Instructions tested	Compliance conditions	Expected result
VSX Scalar Double-Precision Arithmetic instructions		FR is undefined
		FI = 1
VSX Scalar Reciprocal Estimate Double- Precision instruction		FPRF is set to indicate -Normal Number
	en when the Overflow Exception is disabled n it is Positive overflow with Round toward +	
VSX Scalar Single-Precision Arithmetic	OE = 0	XX = 1
instructions	OX = 1	VSR[XT].doubleword[0]= +Infinity in
VSX Scalar Reciprocal Estimate Single- Precision instruction	Round toward +Infinity	double-precision format
VSX Scalar Double-Precision Arithmetic	Positive overflow	VSR[XT].doubleword[1] is undefined
instructions		FR is undefined
VSX Scalar Reciprocal Estimate Double-		FI = 1
Precision instruction		FPRF is set to indicate +Infinity
	en when the Overflow Exception is disabled n it is Negative overflow with Round toward	
VSX Scalar Single-Precision Arithmetic	OE = 0	XX = 1
instructions	OX = 1	VSR[XT].doubleword[0]= -Infinity in double-
VSX Scalar Reciprocal Estimate Single- Precision instruction	Round toward -Infinity	precision format
VSX Scalar Double-Precision Arithmetic	Negative overflow	VSR[XT].doubleword[1] is undefined
instructions		FR is undefined
VSX Scalar Reciprocal Estimate Double-		FI = 1
Precision instruction		FPRF is set to indicate -Infinity
	en when the Overflow Exception is disabled n it is Positive overflow with Round toward -	
VSX Scalar Single-Precision Arithmetic	OE = 0	XX = 1
instructions VSX Scalar Reciprocal Estimate Single-	OX = 1	VSR[XT].doubleword[0]= most positive finite number in double-precision format
Precision instruction	Round toward -Infinity	VSR[XT].doubleword[1] is undefined
VSX Scalar Double-Precision Arithmetic instructions	Positive overflow	FR is undefined
VSX Scalar Reciprocal Estimate Double-		FI = 1
Precision instruction		FPRF is set to indicate +Normal Number
I-7.4.3.OE0.17 The actions that will be taken when the Overflow Exception is disabled for the VSX Vector Double-Precision Arithmetic instructions and VSX Vector Reciprocal Estimate Double-Precision instruction when it is Negative overflow with Round to Nearest Even mode		
VSX Vector Double-Precision Arithmetic	OE = 0	XX = 1
instructions	OX = 1	VSR[XT].doubleword[i] = -Infinity in double-
VSX Vector Reciprocal Estimate Double- Precision instruction	Round to Nearest Even	precision format
T TOO STOTE HIS II WOUDT	Negative overflow	FR is not modified
		FI is not modified
	Vector element i is causing an Overflow exception	FPRF is not modified
	en when the Overflow Exception is disabled ciprocal Estimate Double-Precision instruction	for the VSX Vector Double-Precision on when it is Positive overflow with Round to

Nearest Even mode

Instructions tested	Compliance conditions	Expected result
VSX Vector Double-Precision Arithmetic	OE = 0	XX = 1
instructions	OX = 1	VSR[XT].doubleword[i] = +Infinity in
VSX Vector Reciprocal Estimate Double- Precision instruction	Round to Nearest Even	double-precision format
	Positive overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
	en when the Overflow Exception is disabled ciprocal Estimate Double-Precision instruction	
VSX Vector Double-Precision Arithmetic instructions	OE = 0	XX = 1
	OX = 1	VSR[XT].doubleword[i] = most negative
VSX Vector Reciprocal Estimate Double- Precision instruction	Round toward Zero	finite number in double-precision format
	Negative overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
	en when the Overflow Exception is disabled ciprocal Estimate Double-Precision instruction	
VSX Vector Double-Precision Arithmetic instructions	OE = 0	XX = 1
	OX = 1	VSR[XT].doubleword[i] = most positive
VSX Vector Reciprocal Estimate Double- Precision instruction	Round toward Zero	finite number in double-precision format
	Positive overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
	en when the Overflow Exception is disabled ciprocal Estimate Double-Precision instruction	
VSX Vector Double-Precision Arithmetic	OE = 0	XX = 1
instructions	OX = 1	VSR[XT].doubleword[i] = most negative
VSX Vector Reciprocal Estimate Double- Precision instruction	Round toward +Infinity	finite number in double-precision format
	Negative overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
	en when the Overflow Exception is disabled ciprocal Estimate Double-Precision instruction	
VSX Vector Double-Precision Arithmetic instructions	OE = 0	XX = 1
	OX = 1	VSR[XT].doubleword[i] = +Infinity in
VSX Vector Reciprocal Estimate Double- Precision instruction	Round toward +Infinity	double-precision format
	Positive overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified

Instructions tested	Compliance conditions	Expected result
	en when the Overflow Exception is disabled ciprocal Estimate Double-Precision instruction	
VSX Vector Double-Precision Arithmetic instructions	OE = 0	XX = 1
	OX = 1	VSR[XT].doubleword[i] = -Infinity in double-
VSX Vector Reciprocal Estimate Double- Precision instruction	Round toward -Infinity	precision format
	Negative overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
	en when the Overflow Exception is disabled ciprocal Estimate Double-Precision instruction	
VSX Vector Double-Precision Arithmetic	OE = 0	XX = 1
instructions	OX = 1	VSR[XT].doubleword[i] = most positive
VSX Vector Reciprocal Estimate Double- Precision instruction	Round toward -Infinity	finite number in double-precision format
	Positive overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
I-7.4.3.OE0.25 The actions that will be taken when the Overflow Exception is disabled for the VSX Vector Single-Precision Arithmetic instructions, VSX Vector Reciprocal Estimate Single-Precision instruction, and VSX Vector round and Convert Double-Precision to Single-Precision format instruction when it is Negative overflow with Round to Nearest Even mode		
VSX Vector Single-Precision Arithmetic instructions	OE = 0	XX = 1
	OX = 1	VSR[XT].word[i] = -Infinity in single- precision format
VSX Vector Reciprocal Estimate Single- Precision instruction	Round to Nearest Even	·
xvcvdpsp	Negative overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
Arithmetic instructions, VSX Vector Recipro	en when the Overflow Exception is disabled ocal Estimate Single-Precision instruction, a ction when it is Positive overflow with Round	nd VSX Vector round and Convert Double-
VSX Vector Single-Precision Arithmetic	OE = 0	XX = 1
instructions	OX = 1	VSR[XT].word[i] = +Infinity in single-
VSX Vector Reciprocal Estimate Single- Precision instruction	Round to Nearest Even	precision format
xvcvdpsp	Positive overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
Arithmetic instructions, VSX Vector Recipro	en when the Overflow Exception is disabled ocal Estimate Single-Precision instruction, a ction when it is Negative overflow with Roun	nd VSX Vector round and Convert Double-
VSX Vector Single-Precision Arithmetic	OE = 0	XX = 1
instructions	OX = 1	VSR[XT].word[i] = most negative finite
VSX Vector Reciprocal Estimate Single- Precision instruction	Round toward Zero	number in single-precision format
xvcvdpsp	Negative overflow	FR is not modified
χνοναμερ		FI is not modified

Instructions tested	Compliance conditions	Expected result
	Vector element i is causing an Overflow	FPRF is not modified
	exception	
Arithmetic instructions, VSX Vector Recipro	en when the Overflow Exception is disabled ocal Estimate Single-Precision instruction, a ction when it is Positive overflow with Round	nd VSX Vector round and Convert Double-
VSX Vector Single-Precision Arithmetic instructions	OE = 0	XX = 1
	OX = 1	VSR[XT].word[i] = most positive finite
VSX Vector Reciprocal Estimate Single- Precision instruction	Round toward Zero	number in single-precision format
xvcvdpsp	Positive overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
Arithmetic instructions, VSX Vector Recipro	en when the Overflow Exception is disabled ocal Estimate Single-Precision instruction, a ction when it is Negative overflow with Roun	nd VSX Vector round and Convert Double-
VSX Vector Single-Precision Arithmetic	OE = 0	XX = 1
instructions VSX Vector Reciprocal Estimate Single-	OX = 1	VSR[XT].word[i] = most negative finite number in single-precision format
Precision instruction	Round toward +Infinity	
xvcvdpsp	Negative overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
Arithmetic instructions, VSX Vector Recipro	en when the Overflow Exception is disabled ocal Estimate Single-Precision instruction, a ction when it is Positive overflow with Round	nd VSX Vector round and Convert Double-
VSX Vector Single-Precision Arithmetic instructions	OE = 0	XX = 1
	OX = 1	VSR[XT].word[i] = +Infinity in single-
VSX Vector Reciprocal Estimate Single- Precision instruction	Round toward +Infinity	precision format
xvcvdpsp	Positive overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
	exception	FPRF is not modified
Arithmetic instructions, VSX Vector Recipro	en when the Overflow Exception is disabled ocal Estimate Single-Precision instruction, a ction when it is Negative overflow with Roun	nd VSX Vector round and Convert Double-
VSX Vector Single-Precision Arithmetic instructions	OE = 0	XX = 1
	OX = 1	VSR[XT].word[i] = -Infinity in single-
VSX Vector Reciprocal Estimate Single- Precision instruction	Round toward -Infinity	precision format
xvcvdpsp	Negative overflow	FR is not modified
	Vector element i is causing an Overflow	FI is not modified
17.10.070.00	exception	FPRF is not modified
Arithmetic instructions, VSX Vector Recipro	en when the Overflow Exception is disabled ocal Estimate Single-Precision instruction, a ction when it is Positive overflow with Round	nd VSX Vector round and Convert Double-
VSX Vector Single-Precision Arithmetic instructions	OE = 0	XX = 1
	OX = 1	VSR[XT].word[i] = - most positive finite
'SX Vector Reciprocal Estimate Single- Precision instruction Round	Round toward -Infinity	number in single-precision format
xvcvdpsp	Positive overflow	FR is not modified
	•	•

Instructions tested	Compliance conditions	Expected result
וווסנועטנוטווס נכסנכע	Vector element i is causing an Overflow	FI is not modified
	exception	
		FPRF is not modified
	en when the Overflow Exception is disabled Precision to Double-Extended-Precision inst	
xsaddqp[o] xsdivqp[o] xsmulqp[o] xssqrtqp[o] xssubqp[o] xsmaddqp[o]	OE = 0	XX = 1
xsmsubqp[o] xsnmaddqp[o] xsnmsubqp[o] xsrqpxp		VSR[VRT+32] = -Infinity in quad-precision format
	Round to Nearest Even	FR is undefined
	Negative overflow	FI = 1
		FPRF is set to indicate class and sign of the result (-Infinity)
	ken when the Overflow Exception is disabled Precision to Double-Extended-Precision inst	d for VSX Scalar Quad-Precision Arithmetic truction when it is Positive overflow with
xsaddqp[o] xsdivqp[o] xsmulqp[o]	OE = 0	XX = 1
xssqrtqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmaddqp[o] xsnmsubqp[o]	OX = 1	VSR[VRT+32] = +Infinity in quad-precision format
xsrqpxp	Round to Nearest Even	FR is undefined
	Positive overflow	FI = 1
		FPRF is set to indicate class and sign of the result (+Infinity)
	ven when the Overflow Exception is disabled Precision to Double-Extended-Precision inst	d for VSX Scalar Quad-Precision Arithmetic truction when it is Negative overflow with
xsaddqp[o] xsdivqp[o] xsmulqp[o]	OE = 0	XX = 1
xssqrtqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmaddqp[o] xsnmsubqp[o] xsrqpxp	OX = 1	VSR[VRT+32] = most negative finite number in quad-precision format
лэгфир	Round toward Zero	FR is undefined
	Negative overflow	
		FI = 1
		FPRF is set to indicate class and sign of the result (-Normal Number)
	ten when the Overflow Exception is disabled Precision to Double-Extended-Precision inst	d for VSX Scalar Quad-Precision Arithmetic truction when it is Positive overflow with
xsaddqp[o] xsdivqp[o] xsmulqp[o]	OE = 0	XX = 1
xssqrtqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmaddqp[o] xsnmsubqp[o] xsrqpxp	OX = 1	VSR[VRT+32] = most positive finite number in quad-precision format
 	Round toward Zero	FR is undefined
	Positive overflow	
		FI = 1
		FPRF is set to indicate class and sign of the result (+Normal Number)
	ken when the Overflow Exception is disabled Precision to Double-Extended-Precision inst	d for VSX Scalar Quad-Precision Arithmetic truction when it is Negative overflow with
xsaddqp[o] xsdivqp[o] xsmulqp[o]	OE = 0	XX = 1
xssqrtqp[o] xssubqp[o] xsmaddqp[o]		

Instructions tested	Compliance conditions	Expected result
xsmsubqp[o] xsnmaddqp[o] xsnmsubqp[o]	_	VSR[VRT+32] = most negative finite
xsrqpxp	Round toward +Infinity	number in quad-precision format
	Negative overflow	FR is undefined
	ivegative overnow	FI = 1
		FPRF is set to indicate class and sign of the result (-Normal Number)
	ven when the Overflow Exception is disabled Precision to Double-Extended-Precision inst	d for VSX Scalar Quad-Precision Arithmetic truction when it is Positive overflow with
xsaddqp[o] xsdivqp[o] xsmulqp[o]	OE = 0	XX = 1
xssqrtqp[o] xssubqp[o] xsmaddqp[o]		
xsmsubqp[o] xsnmaddqp[o] xsnmsubqp[o] xsrqpxp	OX = 1	VSR[VRT+32] = +Infinity in quad-precision format
	Round toward +Infinity	FR is undefined
	Positive overflow	FI = 1
		FPRF is set to indicate class and sign of the result (+Infinity)
	en when the Overflow Exception is disabled Precision to Double-Extended-Precision inst	
xsaddqp[o] xsdivqp[o] xsmulqp[o]	OE = 0	XX = 1
xssqrtqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmaddqp[o] xsnmsubqp[o]	OX = 1	VSR[VRT+32] = -Infinity in quad-precision format
xsrqpxp	Round toward -Infinity	FR is undefined
	Negative overflow	FI = 1
		FPRF is set to indicate class and sign of
L7.4.2.0E0.22g The estimathet will be tal	van whan the Overflow Evention is disable	the result (-Infinity)
	ren when the Overflow Exception is disabled. Precision to Double-Extended-Precision inst	d for VSX Scalar Quad-Precision Arithmetic truction when it is Positive overflow with
xsaddqp[o] xsdivqp[o] xsmulqp[o]	OE = 0	XX = 1
xssqrtqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmaddqp[o] xsnmsubqp[o] xsrqpxp		VSR[VRT+32] = most positive finite number in quad-precision format
The appropriate the second sec	Round toward -Infinity	FR is undefined
	Positive overflow	FI = 1
		FPRF is set to indicate class and sign of the result (+Normal Number)
	en when the Overflow Exception is disabled ction when it is Negative overflow with Rour	for VSX Scalar Convert with round Quad-
xscvqpdp	OE = 0	XX = 1
	OX = 1	VSR[VRT+32].doubleword[0] = -Infinity in
	Round to Nearest Even	double-precision format
	Negative overflow	VSR[VRT+32].doubleword[1] = 0x0000_0000_0000_0000
		FR is undefined
		FI = 1

Instructions tested	Compliance conditions	Expected result
		FPRF is set to indicate class and sign of the result (-Infinity)
	at will be taken when the Overflow Exception is format instruction when it is Positive overflow w	s disabled for VSX Scalar Convert with round Quad- rith Round to Nearest Even mode
xscvqpdp	OE = 0	XX = 1
	OX = 1 Round to Nearest Even	VSR[VRT+32].doubleword[0] = +Infinity in double-precision format
	Positive overflow	VSR[VRT+32].doubleword[1] = 0x0000_0000_00000_0000
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (+Infinity)
	at will be taken when the Overflow Exception is format instruction when it is Negative overflow w	s disabled for VSX Scalar Convert with round Quadwith Round toward Zero mode
xscvqpdp	OE = 0	XX = 1
	OX = 1	VSR[VRT+32].doubleword[0] = most negative finite number in double-precision
	Round toward Zero	format
	Negative overflow	VSR[VRT+32].doubleword[1] = 0x0000_0000_00000
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (-Normal Number)
	at will be taken when the Overflow Exception is	s disabled for VSX Scalar Convert with round Quad-
xscvqpdp	OE = 0	XX = 1
	OX = 1	VSR[VRT+32].doubleword[0] = most
	Round toward Zero	positive finite number in double-precision format
	Positive overflow	VSR[VRT+32].doubleword[1] = 0x0000_0000_00000
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (+Normal Number)
	at will be taken when the Overflow Exception is	s disabled for VSX Scalar Convert with round Quadwith Round toward +Infinity mode
xscvqpdp	OE = 0	XX = 1
	OX = 1	VSR[VRT+32].doubleword[0] = most negative finite number in double-precision
	Round toward +Infinity	format
	Negative overflow	VSR[VRT+32].doubleword[1] = 0x0000_0000_00000
	I I	I I

Instructions tested	Compliance conditions	Expected result
		FI = 1
		FPRF is set to indicate class and sign of the result (-Normal Number)
	aken when the Overflow Exception is disable ruction when it is Positive overflow with Roun	
xscvqpdp	OE = 0	XX = 1
	OX = 1	VSR[VRT+32].doubleword[0] = +Infinity in double-precision format
	Round toward +Infinity	VSR[VRT+32].doubleword[1] =
	Positive overflow	0x0000_0000_0000_0000
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (+Infinity)
	ken when the Overflow Exception is disabled fuction when it is Negative overflow with Rou	
xscvqpdp	OE = 0	XX = 1
	OX = 1	VSR[VRT+32].doubleword[0] = -Infinity in double-precision format
	Round toward -Infinity Negative overflow	VSR[VRT+32].doubleword[1] = 0x0000_0000_0000_0000
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (-Infinity)
	aken when the Overflow Exception is disable ruction when it is Positive overflow with Roun	
xscvqpdp	OE = 0	XX = 1
	OX = 1 Round toward -Infinity	VSR[VRT+32].doubleword[0] = most positive finite number in double-precision format
	Positive overflow	VSR[VRT+32].doubleword[1] = 0x0000_0000_00000_0000
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (+Normal Number)
	ken when the Overflow Exception is disabled tion when it is Negative overflow with Round	for VSX Scalar Convert with round Double-
xscvdphp	OE = 0	XX = 1
	OX = 1	VSR[XT] rightmost halfword of double- word[0] = -Infinity in half-precision format
	Round to Nearest Even	VSR[XT] leftmost 3 halfwords of double-
	Negative overflow	word[0] are set to 0
		VSR[XT] doubleword[1] is undefined

Instructions tested	Compliance conditions	Expected result
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (-Infinity)
	t will be taken when the Overflow Exception at instruction when it is Positive overflow wit	is disabled for VSX Scalar Convert with round Double h Round to Nearest Even mode
xscvdphp	OE = 0	XX = 1
	OX = 1	VSR[XT] rightmost halfword of double-
	Round to Nearest Even	word[0] = +Infinity in half-precision format
	Positive overflow	VSR[XT] leftmost 3 halfwords of doubleword[0] are set to 0
		VSR[XT] doubleword[1] is undefined
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (+Infinity)
I-7.4.3.OE0.35b The actions tha Precision to Half-Precision forma	t will be taken when the Overflow Exception at instruction when it is Negative overflow w	is disabled for VSX Scalar Convert with round Double ith Round toward Zero mode
xscvdphp	OE = 0	XX = 1
	OX = 1	VSR[XT] rightmost halfword of double- word[0] = most negative finite number in
	Round toward Zero	half-precision format
	Negative overflow	VSR[XT] leftmost 3 halfwords of doubleword[0] are set to 0
		VSR[XT] doubleword[1] is undefined
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (-Normal Number)
	t will be taken when the Overflow Exception at instruction when it is Positive overflow wit	is disabled for VSX Scalar Convert with round Double h Round toward Zero mode
xscvdphp	OE = 0	XX = 1
	OX = 1	VSR[XT] rightmost halfword of double- word[0] = most positive finite number in
	Round toward Zero	half-precision format
	Positive overflow	VSR[XT] leftmost 3 halfwords of doubleword[0] are set to 0
		VSR[XT] doubleword[1] is undefined
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (+Normal Number)
	t will be taken when the Overflow Exception	is disabled for VSX Scalar Convert with round Double ith Round toward +Infinity mode
xscvdphp	OE = 0	XX = 1

Instructions tested	Compliance conditions	Expected result
	OX = 1 Round toward +Infinity	VSR[XT] rightmost halfword of double- word[0] = most negative finite number in half-precision format
	Negative overflow	VSR[XT] leftmost 3 halfwords of double- word[0] are set to 0
		VSR[XT] doubleword[1] is undefined
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (-Normal Number)
	e taken when the Overflow Exception is dis action when it is Positive overflow with Rou	sabled for VSX Scalar Convert with round Double- and toward +Infinity mode
xscvdphp	OE = 0	XX = 1
	OX = 1	VSR[XT] rightmost halfword of double- word[0] = +Infinity in half-precision format
	Round toward +Infinity Positive overflow	VSR[XT] leftmost 3 halfwords of double- word[0] are set to 0
		VSR[XT] doubleword[1] is undefined
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (+Infinity)
	taken when the Overflow Exception is disauction when it is Negative overflow with Ro	abled for VSX Scalar Convert with round Double- und toward -Infinity mode
xscvdphp	OE = 0	XX = 1
	OX = 1 Round toward -Infinity	VSR[XT] rightmost halfword of double- word[0] = -Infinity in half-precision format
	Negative overflow	VSR[XT] leftmost 3 halfwords of doubleword[0] are set to 0
		VSR[XT] doubleword[1] is undefined
		FR is undefined
		FI = 1
		FPRF is set to indicate class and sign of the result (-Infinity)
	taken when the Overflow Exception is dis action when it is Positive overflow with Rou	abled for VSX Scalar Convert with round Double- ınd toward -Infinity mode
xscvdphp	OE = 0	XX = 1
	OX = 1 Round toward -Infinity	VSR[XT] rightmost halfword of double- word[0] = most positive finite number in half-precision format
	Positive overflow	VSR[XT] leftmost 3 halfwords of double-
		word[0] are set to 0
		VSR[XT] doubleword[1] is undefined

Instructions tested	Compliance conditions	Expected result
		FI = 1
		FPRF is set to indicate class and sign of the result (+Normal Number)
	nat will be taken when the Overflow Exception is frmat instruction when it is Negative overflow wit	disabled for VSX Vector Convert with round Single- h Round to Nearest Even mode
xvcvsphp	OE = 0	XX = 1
	OX = 1 Round to Nearest Even	VSR[XT] rightmost halfword of respective word element = -Infinity in half-precision
	Negative overflow	representation VSR[XT] leftmost halfword of respective
		word element is set to 0
		FR and FI are not modified
		FPRF is not modified
	that will be taken when the Overflow Exception frmat instruction when it is Positive overflow with	is disabled for <i>VSX Vector Convert with round Single</i> n Round to Nearest Even mode
xvcvsphp	OE = 0	XX = 1
	OX = 1	VSR[XT] rightmost halfword of respective word element = +Infinity in half-precision
	Round to Nearest Even	representation
	Positive overflow	VSR[XT] leftmost halfword of respective word element is set to 0
		FR and FI are not modified
		FPRF is not modified
	that will be taken when the Overflow Exception ormat instruction when it is Negative overflow wit	is disabled for VSX Vector Convert with round Single h Round toward Zero mode
xvcvsphp	OE = 0	XX = 1
	OX = 1 Round toward Zero	VSR[XT] rightmost halfword of respective word element = most negative finite
		number in half-precision representation
	Negative overflow	VSR[XT] leftmost halfword of respective word element is set to 0
		FR and FI are not modified
		FPRF is not modified
	that will be taken when the Overflow Exception in the instruction when it is Positive overflow with	is disabled for VSX Vector Convert with round Single Round toward Zero mode
xvcvsphp	OE = 0	XX = 1
	OX = 1	VSR[XT] rightmost halfword of respective word element = most positive finite number
	Round toward Zero	in half-precision representation
	Positive overflow	VSR[XT] leftmost halfword of respective word element is set to 0
		FR and FI are not modified
		FPRF is not modified
	that will be taken when the Overflow Exception ormat instruction when it is Negative overflow wit	is disabled for VSX Vector Convert with round Single h Round toward +Infinity mode
xvcvsphp	OE = 0	XX = 1

Instructions tested	Compliance conditions	Expected result
	OX = 1 Round toward +Infinity	VSR[XT] rightmost halfword of respec- tive word element = most negative finite number in half-precision representation
	Negative overflow	VSR[XT] leftmost halfword of respective word element is set to 0
		FR and FI are not modified
		FPRF is not modified
	will be taken when the Overflow Exception is instruction when it is Positive overflow with	s disabled for VSX Vector Convert with round Single- Round toward +Infinity mode
xvcvsphp	OE = 0	XX = 1
	OX = 1 Round toward +Infinity	VSR[XT] rightmost halfword of respective word element = +Infinity in half-precision representation
	Positive overflow	VSR[XT] leftmost halfword of respective word element is set to 0
		FR and FI are not modified
		FPRF is not modified
	vill be taken when the Overflow Exception is instruction when it is Negative overflow with	disabled for VSX Vector Convert with round Single- n Round toward -Infinity mode
xvcvsphp	OE = 0	XX = 1
	OX = 1 Round toward -Infinity	VSR[XT] rightmost halfword of respective word element = -Infinity in half-precision representation
	Negative overflow	VSR[XT] leftmost halfword of respective word element is set to 0
		FR and FI are not modified
		FPRF is not modified
	will be taken when the Overflow Exception is instruction when it is Positive overflow with	s disabled for VSX Vector Convert with round Single- Round toward -Infinity mode
xvcvsphp	OE = 0	XX = 1
	OX = 1 Round toward -Infinity	VSR[XT] rightmost halfword of respective word element = most positive finite number in half-precision representation
	Positive overflow	VSR[XT] leftmost halfword of respective word element is set to 0
		FR and FI are not modified
		FPRF is not modified

8.2.4. Underflow Exception

Architecture sections:

• I-7.4.4 Floating-Point Underflow Exception

Scenario groups:

- Setting exception bit UX
- Actions taken when the exception is enabled

Actions taken when the exception is disabled

<u>Condition for enabled Underflow Exception:</u> intermediate result is Tiny (detected before rounding, when a nonzero intermediate result would be less in magnitude than the smallest normalized number)

<u>Condition for disabled Underflow Exception:</u> intermediate result is Tiny (see above) and there is Loss of Accuracy (the delivered result value differs from the intermediate result)

<u>VSX Scalar Double-Precision Arithmetic instructions:</u> xsadddp xsdivdp xsmuldp xssubdp xsmaddadp xsmaddmdp xsmsubadp xsmsubmdp xsnmaddadp xsnmsubmdp

VSX Scalar Reciprocal Estimate Double-Precision instruction: xsredp

<u>VSX Scalar Single-Precision Arithmetic instructions:</u> xsaddsp xsdivsp xsmulsp xssubsp xsmaddasp xsmaddmsp xsmsubasp xsmsubmsp xsnmaddasp xsnmsubasp xsnmsubmsp

VSX Scalar Reciprocal Estimate Single-Precision instruction: xsresp

<u>VSX Scalar Floating-Point Arithmetic instructions:</u> *VSX Scalar Double-Precision Arithmetic instructions, VSX Scalar Single-Precision Arithmetic instructions*

<u>VSX Vector Double-Precision Arithmetic instructions:</u> xvadddp xvdivdp xvmuldp xvsubdp xvmaddadp xvmaddmdp xvmsubadp xvnmaddadp xvnmaddmdp xvnmsubmdp

VSX Vector Reciprocal Estimate Double-Precision instruction: xvredp

<u>VSX Vector Single-Precision Arithmetic instructions:</u> xvaddsp xvdivsp xvmulsp xvsubsp xvmaddasp xvmaddmsp xvmsubasp xvmsubmsp xvnmaddasp xvnmaddmsp xvnmsubasp xvnmsubmsp

VSX Vector Reciprocal Estimate Single-Precision instruction: xvresp

<u>VSX Vector Floating-Point Arithmetic instructions:</u> *VSX Vector Double-Precision Arithmetic instructions, VSX Vector Single-Precision Arithmetic instructions*

<u>VSX Scalar Quad-Precision Arithmetic instructions:</u> xsaddqp[o] xsdivqp[o] xsmulqp[o] xssqrtqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmsubqp[o]

VSX Scalar Round Quad-Precision to Double-Extended-Precision instruction: xsrqpxp

VSX Scalar Convert with round Quad-Precision to Double-Precision format instructions: xscvqpdp[o]

VSX Scalar Convert with round Double-Precision to Half-Precision format instruction: xscvdphp

VSX Vector Convert with round Single-Precision to Half-Precision format instruction: xvcvsphp

8.2.4.1. Setting exception bit UX

VSX potentially overflowing/ underflowing instructions: VSX Scalar Double-Precision Arithmetic instructions, VSX Scalar Reciprocal Estimate Double-Precision instruction, VSX Scalar Single-Precision Arithmetic instructions, VSX Scalar Reciprocal Estimate Single-Precision instruction, VSX Vector Double-Precision Arithmetic instructions, VSX Vector Reciprocal Estimate Double-Precision instruction, VSX Vector Single-Precision Arithmetic instructions, VSX Vector Reciprocal Estimate Single-Precision instruction, VSX Scalar Quad-Precision Arithmetic instructions, VSX Scalar Round Quad-Precision to Double-Extended-Precision instruction, VSX Scalar Convert with round Quad-Precision to Double-Precision format instruction, VSX Scalar Convert with round Double-Precision to

Half-Precision format instruction, VSX Vector Convert with round Single-Precision to Half-Precision format instruction, xscvdpsp xvcvdpsp xssqrtsp xsrsp xsrsqrtesp

Instructions tested	Compliance conditions	Expected result		
I-7.4.4.Under.1 UX is set to 1 when underflow occurs and Underflow Exception is enabled				
VSX potentially overflowing/ underflowing	UE = 1	UX = 1		
instructions	Condition for enabled Underflow Exception occurs			
I-7.4.4.Under.2 UX is sticky enabled Under	flow Exception			
Representative of VSX potentially	UE = 1	UX = 1		
overflowing/ underflowing instructions	UX=1 before instruction execution			
	Condition for enabled Underflow Exception does not occur			
I-7.4.4.Under.3 UX stays zero when except	tion condition does not occur enabled Unde	erflow Exception		
Representative of VSX potentially	UE = 1	UX = 0		
overflowing/ underflowing instructions	UX=0 before instruction execution			
	Condition for enabled Underflow Exception does not occur			
I-7.4.4.Under.4 UX is set to 1 when underfl	ow occurs and Underflow Exception is disab	pled		
VSX potentially overflowing/ underflowing	UE = 0	UX = 1		
instructions	Condition for disabled Underflow Exception occurs			
I-7.4.4.Under.5 UX is sticky disabled Under	I-7.4.4.Under.5 UX is sticky disabled Underflow exception			
Representative of VSX potentially	UE = 0	UX = 1		
overflowing/ underflowing instructions	UX=1 before instruction execution			
	Condition for disabled Underflow Exception does not occur			
I-7.4.4.Under.6 UX stays zero when except	tion condition does not occur disabled Und	erflow exception		
Representative of VSX potentially	UE = 0	UX = 0		
overflowing/ underflowing instructions	UX=0 before instruction execution			
	Condition for disabled Underflow Exception does not occur			
I-7.4.4.Under.7 If Underflow Exception is enabled, UX is set to 1 when result is Tiny, even if no loss of accuracy occurs				
Representative of VSX potentially	UE = 1	UX = 1		
overflowing/ underflowing instructions	Intermediate result is Tiny			
	The delivered result is the same as the intermediate result			

8.2.4.2. Actions taken when the exception is enabled

Instructions tested	Compliance conditions	Expected result	
I-7.4.4.UE1.1 The actions that will be taken	I-7.4.4.UE1.1 The actions that will be taken when the Underflow Exception is enabled for the xscvdpsp instruction		
xscvdpsp	UE = 1 UX = 1 The unbiased exponent of the normal-	The exponent is adjusted by adding 192 VSR[XT].word[0] = the rounded result in single-precision format	
	ized intermediate result is greater than or equal to Emin-192	VSR[XT].word[1] is undefined	

Instructions tested	Compliance conditions	Expected result
	Condition for Underflow Exception occurs	VSR[XT].word[2] is undefined
		VSR[XT].word[3] is undefined
		FPRF is set to indicate Normal Number
	when the Underflow Exception is enabled f	
	ciprocal Estimate Double-Precision instruction	1
VSX Scalar Double-Precision Arithmetic instructions	UE = 1 UX = 1	The exponent of the normalized intermediate result is adjusted by adding 1536
xsredp	Condition for Underflow Exception occurs	VSR[XT].doubleword[0]= the adjusted rounded result
		VSR[XT].doubleword[1] is undefined
		FPRF is set to indicate Normal Number
	n when the Underflow Exception is enabled fi ciprocal Estimate Single-Precision instruction	
VSX Scalar Single-Precision Arithmetic instructions	UE = 1 UX = 1	The exponent of the normalized intermediate result is adjusted by adding 192
xsresp	Condition for Underflow Exception occurs	VSR[XT].doubleword[0]= the adjusted rounded result
		VSR[XT].doubleword[1] is undefined
		FPRF is set to indicate Normal Number
	n when the Underflow Exception is enabled f ciprocal Estimate instructions, and VSX Vec	
VSX Vector Floating-Point Arithmetic instructions	UE = 1	Update of VSR[XT] is suppressed for all vector elements
xvredp xvresp	UX = 1 Condition for Underflow Exception occurs	FR is not modified
xvcvdpsp	Condition for Original Exception occurs	FI is not modified
		FPRF is not modified
	n when the Underflow Exception is enabled f Precision to Double-Extended-Precision inst	
xsaddqp[o] xsdivqp[o] xsmulqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o]	UE = 1 UX = 1	Exponent of the normalized intermediate result is adjusted by adding 24576
xsnmaddqp[o] xsnmsubqp[o] xsrqpxp	Condition for Underflow Exception occurs	VSR[VRT+32] = the adjusted, rounded result in quad-precision format
		FPRF is set to indicate Normal Number (unless the result is undefined)
I-7.4.4.UE1.6 The actions that will be taken Precision to Double-Precision format [using	n when the Underflow Exception is enabled f g round to Odd] instructions	or VSX Scalar Convert with round Quad-
xscvqpdp[o]	UE = 1 UX = 1	Exponent of the normalized intermediate result is adjusted by adding 1536
	Condition for Underflow Exception occurs	If the adjusted exponent is less than -1022, the result is undefined
		VSR[VRT+32].doubleword[0] = the adjust- ed, rounded result in double-precision format
		VSR[VRT+32].doubleword[1] = 0x0000_0000_00000_0000

Instructions tested	Compliance conditions	Expected result
		FPRF is set to indicate Normal Number (unless the result is undefined)
I-7.4.4.UE1.7 The actions that will be taken Precision to Half-Precision format instruction	n when the Underflow Exception is enabled fon	or VSX Scalar Convert with round Double-
xscvdphp	UE = 1 UX = 1	Exponent of the normalized intermediate result is adjusted by adding 24 If the adjusted exponent is less than -14,
	Condition for Underflow Exception occurs	the adjusted, rounded result is undefined VSR[XT] rightmost halfword of double- word[0] = result in half-precision format VSR[XT] leftmost 3 halfwords of double- word[0] are set to 0 VSR[XT] doubleword[1] is undefined
		FPRF is set to indicate Normal Number (unless the result is undefined)
I-7.4.4.UE1.8 The actions that will be taken Precision to Half-Precision format instruction	n when the Underflow Exception is enabled fon	or VSX Vector Convert with round Single-
xvcvsphp	UE = 1	VSR[XT] is not modified
	UX = 1	FR and FI are not modified
	Condition for Underflow Exception occurs	FPRF is not modified

8.2.4.3. Actions taken when the exception is disabled

Instructions tested	Compliance conditions	Expected result
I-7.4.4.UE0.1 The actions that will be taken	when the Underflow Exception is disabled	for xscvdpsp instruction
xscvdpsp	UE = 0 UX = 1 Condition for Underflow Exception occurs	VSR[XT].word[0] = the result in single- precision format VSR[XT].word[1] is undefined VSR[XT].word[2] is undefined VSR[XT].word[3] is undefined FPRF is set to indicate the class and sign of the result
I-7.4.4.UE0.2 The actions that will be taker instructions	when the Underflow Exception is disabled	for VSX Scalar Floating-Point Arithmetic
VSX Scalar Floating-Point Arithmetic instructions xsredp xsresp	UE = 0 UX = 1	VSR[XT].doubleword[0]= the result VSR[XT].doubleword[1] is undefined
	Condition for Underflow Exception occurs	FPRF is set to indicate the class and sign of the result
I-7.4.4.UE0.3 The actions that will be taken when the Underflow Exception is disabled for VSX Vector Double-Precision Arithmetic instructions		
VSX Vector Double-Precision Arithmetic instructions	UE = 0 UX = 1	VSR[XT].doubleword[i]= the result in double-precision format
xvredp	Vector element i is causing an Underflow exception	FR is not modified FI is not modified
		FPRF is not modified

Instructions tested	Compliance conditions	Expected result
I-7.4.4.UE0.4 The actions that will be take instructions	n when the Underflow Exception is disabled	for VSX Vector Single-Precision Arithmetic
VSX Vector Single-Precision Arithmetic instructions	UE = 0 UX = 1	VSR[XT].word[i]= the result in single- precision format
xvresp	Vector element i is causing an Underflow	FR is not modified
xvcvdpsp	exception	FI is not modified
		FPRF is not modified
	n when the Underflow Exception is disabled Precision to Double-Extended-Precision inst	
xsaddqp[o] xsdivqp[o] xsmulqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmaddqp[o] xsnmsubqp[o] xsrqpxp	UE = 0 UX = 1	VSR[VRT+32] = result in quad-precision format
λσιπιαααμρίο] λσιπισασυμβίο] λσιμβλβ	Condition for Underflow Exception occurs	FPRF is set to indicate class and sign of the result
I-7.4.4.UE0.6 The actions that will be take Precision to Double-Precision format instr	n when the Underflow Exception is disabled uctions	for VSX Scalar Convert with round Quad-
xscvqpdp[o]	UE = 0 UX = 1	VSR[VRT+32].doubleword[0] = result in double-precision format
	Condition for Underflow Exception occurs	VSR[VRT+32].doubleword[1] = 0x0000_0000_00000
		FPRF is set to indicate class and sign of the result
I-7.4.4.UE0.7 The actions that will be take Precision to Half-Precision format instruction	n when the Underflow Exception is disabled on	for VSX Scalar Convert with round Double-
xscvdphp	UE = 0	VSR[XT] rightmost halfword of double- word[0] = result in half-precision format
	UX = 1 Condition for Underflow Exception occurs	VSR[XT] leftmost 3 halfwords of double- word[0] are set to 0
		VSR[XT] doubleword[1] is undefined
		FPRF is set to indicate class and sign of the result
I-7.4.4.UE0.8 The actions that will be take Precision to Half-Precision format instruction	n when the Underflow Exception is disabled on	for VSX Vector Convert with round Single-
xvcvsphp	UE = 0	VSR[XT] rightmost halfword of word[i] = result in half-precision format
	UX = 1 Vector element i is causing an Underflow exception	VSR[XT] leftmost halfword of word[i] is set to 0
	ενοεμιίση	FR and FI are not modified
		FPRF is not modified

8.2.5. Inexact Exception

Architecture sections:

• I-7.4.5 Floating-Point Inexact Exception

Scenario groups:

- Setting exception bit XX
- Actions taken when the exception is enabled

Actions taken when the exception is disabled

Condition for Inexact Exception due to rounding:

- The rounded result differs from the intermediate result
- No enabled Overflow or Underflow exception occurs

Condition for Inexact Exception due to overflow:

- The rounded result overflows
- Overflow Exception is disabled

VSX Vector round and Convert Double-Precision to Single-Precision format instruction: xscvdpsp

<u>VSX Scalar Double-Precision Arithmetic instructions:</u> xsadddp xsdivdp xsmuldp xssubdp xsmaddadp xsmaddmdp xsmsubadp xsmsubmdp xsnmaddadp xsnmsubmdp

VSX Scalar Double-Precision Square Root instruction: xssqrtdp

<u>VSX Scalar Single-Precision Arithmetic instructions:</u> xsaddsp xsdivsp xsmulsp xssubsp xsmaddasp xsmaddmsp xsmsubasp xsmsubmsp xsnmaddasp xsnmsubasp xsnmsubmsp

VSX Scalar Single-Precision Square Root instruction: xssqrtsp

<u>VSX Scalar Floating-Point Arithmetic instructions:</u> *VSX Scalar Double-Precision Arithmetic instructions, VSX Scalar Single-Precision Arithmetic instructions*

VSX Scalar Round to Single-Precision instruction: xsrsp

VSX Scalar Round to Double-Precision Integer Exact using Current rounding mode instruction: xsrdpic

VSX Scalar Integer to Double-Precision Format Conversion instructions: xscvsxddp xscvuxddp

VSX Scalar Integer to Single-Precision Format Conversion instructions: xscvsxdsp xscvuxdsp

<u>VSX Scalar Integer to Floating-Point Format Conversion instructions:</u> *VSX Scalar Integer to Double-Precision Format Conversion instructions, VSX Scalar Integer to Single-Precision Format Conversion instructions*

VSX Scalar Convert with round to zero Double-Precision to Signed Word format instruction: xscvdp-sxws

VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format instruction: xscvdpuxws

VSX Scalar Convert Double-Precision Floating-Point to Integer Word instructions: VSX Scalar Convert with round to zero Double-Precision to Signed Word format instruction, VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format instruction

<u>VSX Vector Double-Precision Arithmetic instructions:</u> xvadddp xvsubdp xvmuldp xvdivdp xvmaddadp xvmaddmdp xvmsubadp xvmsubmdp xvnmaddadp xvnmaddmdp xvnmsubmdp

VSX Vector Double-Precision Square Root instruction: xvsqrtdp

<u>VSX Vector Single-Precision Arithmetic instructions:</u> xvaddsp xvsubsp xvmulsp xvdivsp xvmaddasp xvmaddmsp xvmsubasp xvnmsubmsp xvnmaddmsp xvnmsubasp xvnmsubmsp

VSX Vector Single-Precision Square Root instruction: xvsqrtsp

<u>VSX Vector Floating-Point Arithmetic instructions:</u> *VSX Vector Double-Precision Arithmetic instructions, VSX Vector Single-Precision Arithmetic instructions*

VSX Vector Floating-Point Reciprocal Estimate instructions: xvredp xvresp

VSX Vector round and Convert Double-Precision to Single-Precision format instruction: xvcvdpsp

<u>VSX Vector Double-Precision to Integer Format Conversion instructions:</u> xvcvdpsxds xvcvdpsxws xvcvdpuxds xvcvdpuxws

<u>VSX Vector Single-Precision to Integer Format Conversion instructions:</u> xvcvspsxds xvcvspsxds xvcvspsxds xvcvspxxds xvcvspxxxds xvcvspxxds xvcvspxxxds xvcvspxxds xv

<u>VSX Vector Integer to Floating-Point Format Conversion instructions:</u> xvcvsxddp xvcvuxddp xvcvsxdsp xvcvuxdsp xvcvuxwsp

<u>VSX Scalar Quad-Precision Arithmetic instructions:</u> xsaddqp[o] xsmulqp[o] xsmulqp[o] xsmuddqp[o] xsmsubqp[o] xsmsubqp[o] xsnmsubqp[o]

VSX Scalar Quad-Precision Square Root instructions: xssqrtqp[o]

VSX Scalar Round Quad-Precision to Double-Extended-Precision instruction: xsrqpi

VSX Scalar Round to Quad-Precision Integer instruction: xsrqpxp

<u>VSX Scalar Round Quad-Precision instructions:</u> *VSX Scalar Round Quad-Precision to Double-Extended-Precision instruction, VSX Scalar Round to Quad-Precision Integer instruction*

VSX Scalar Convert with round Quad-Precision to Double-Precision format instructions: xscvqpdp[o]

VSX Scalar truncate & Convert Quad-Precision to Signed Doubleword instruction: xscvqpsdz

VSX Scalar truncate & Convert Quad-Precision to Signed Word instruction: xscvqpswz

VSX Scalar truncate & Convert Quad-Precision to Unsigned Doubleword instruction: xscvqpudz

VSX Scalar truncate & Convert Quad-Precision to Unsigned Word instruction: xscvqpuwz

VSX Scalar Convert with round Double-Precision to Half-Precision format instruction: xscvdphp

VSX Vector Convert with round Single-Precision to Half-Precision format instruction: xvcvsphp

8.2.5.1. Setting exception bit XX

VSX potentially inexact instructions: VSX Vector round and Convert Double-Precision to Single-Precision format instruction, VSX Scalar Double-Precision Arithmetic instructions, VSX Scalar Single-Precision Arithmetic instructions, VSX Scalar Round to Single-Precision instruction, VSX Scalar Round to Double-Precision Integer Exact using Current rounding mode instruction, VSX Scalar Integer to Double-Precision Format Conversion instructions, VSX Scalar Integer to Single-Precision Format Conversion instructions, VSX Scalar Convert with round to zero Double-Precision to Signed Word format instruction, VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format instruction, VSX Vector Double-Precision Arithmetic instructions, VSX Vector Double-Precision Square Root instruction, VSX Vector Floating-Point Reciprocal Estimate

instructions, VSX Vector round and Convert Double-Precision to Single-Precision format instruction, VSX Vector Double-Precision to Integer Format Conversion instructions, VSX Vector Integer to Floating-Point Format Conversion instructions, VSX Scalar Quad-Precision Arithmetic instructions, VSX Scalar Quad-Precision Square Root instruction, VSX Scalar Round Quad-Precision to Double-Extended-Precision instruction, VSX Scalar Round to Quad-Precision Integer instruction, VSX Scalar Convert with round Quad-Precision to Double-Precision instruction, VSX Scalar truncate & Convert Quad-Precision to Signed Doubleword instruction, VSX Scalar truncate & Convert Quad-Precision to Unsigned Doubleword instruction, VSX Scalar truncate & Convert Quad-Precision to Unsigned Word instruction, VSX Scalar Convert with round Double-Precision to Half-Precision truncate instruction, VSX Vector Convert with round Single-Precision to Half-Precision format instruction

Instructions tested	Compliance conditions	Expected result
I-7.4.5.Inexact.1 XX is set to 1 when rounded result differs from intermediate result		
VSX potentially inexact instructions	Condition for Inexact Exception due to rounding occurs	XX = 1
I-7.4.5.Inexact.2 XX is set to 1 when round	ed result overflows and Overflow Exception	is disabled
VSX potentially inexact instructions	Condition for Inexact Exception due to overflow occurs	XX = 1
I-7.4.5.Inexact.3 XX is sticky		
Representative of VSX potentially inexact instructions	XX=1 before instruction execution Condition for Inexact Exception due to rounding does not occur Condition for Inexact Exception due to overflow does not occur	XX = 1
I-7.4.5.Inexact.4 XX stays zero when exception condition does not occur		
Representative of VSX potentially inexact instructions	XX=0 before instruction execution Condition for Inexact Exception due to rounding does not occur Condition for Inexact Exception due to overflow does not occur	XX = 0

8.2.5.2. Actions taken when the exception is enabled

Instructions tested	Compliance conditions	Expected result
I-7.4.5.XE1.1 The actions that will be taken when the Inexact Exception is enabled for the xscvdpsp instruction		
xscvdpsp	XE = 1 XX = 1 Condition for Inexact Exception occurs	VSR[XT].word[0] = the result in single- precision format VSR[XT].word[1] is undefined VSR[XT].word[2] is undefined VSR[XT].word[3] is undefined FPRF is set to indicate the class and sign of the result
I-7.4.5.XE1.2 The actions that will be taken when the Inexact Exception is enabled for VSX Scalar Floating-Point Arithmetic instructions, VSX Scalar Round to Double-Precision Integer Exact using Current rounding mode (xsrdpic), and VSX Scalar Integer to Floating-Point Format Conversion instructions		
VSX Scalar Floating-Point Arithmetic instructions xsrdpic	XE = 1 XX = 1 Condition for Inexact Exception occurs	VSR[XT].doubleword[0]= the result in double-precision format VSR[XT].doubleword[1] is undefined

Instructions tested	Compliance conditions	Expected result
xscvsxddp xscvuxddp xscvsxdsp		FPRF is set to indicate the class and sign of the result
xscvuxdsp	when the Inexact Exception is enabled for	
Floating-Point to Integer Word instructions		V3/ Scalar Convert Boable Freeision
xscvdpsxws xscvdpuxws	XE = 1 XX = 1	VSR[XT].word[1] = the result VSR[XT].word[0] is undefined
	Condition for Inexact Exception occurs	VSR[XT].word[2] is undefined
	Condition for mexact Exception occurs	VSR[XT].word[3] is undefined
		FPRF is set to indicate the class and sign of the result
tions, VSX Vector Floating-Point Reciproca Precision format (xvcvdpsp), VSX Vector D	al Estimate instructions, VSX Vector round a	on instructions, VSX Vector Single-Precision
VSX Vector Floating-Point Arithmetic instructions	XE = 1	Update of VSR[XT] is suppressed for all vector elements
xvredp xvresp	XX = 1	FR is not modified
xvcvdpsp	Condition for Inexact Exception occurs	FI is not modified
xvcvdpsxds xvcvdpsxws xvcvdpuxds		FPRF is not modified
xvcvdpuxws		
xvcvspsxds xvcvspsxws xvcvspuxds xvcvspuxws		
xvcvsxddp xvcvuxddp xvcvsxdsp xvcvuxdsp xvcvsxwsp xvcvuxwsp		
	n when the Inexact Exception is enabled for Equare Root instruction, and VSX Scalar Roo	
xsaddqp[o] xsdivqp[o] xsmulqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o] xsnmaddqp[o] xsnmaddqp[o]	XE = 1 XX = 1	VSR[VRT+32] = result in quad-precision format
xssqrtqp[o]	Condition for Inexact Exception occurs	FR is set to indicate if the rounded result was incremented
xsrqpi xsrqpxp		FI is set to 1
		FPRF is set to indicate class and sign of the result
I-7.4.5.XE1.6 The actions that will be taker Precision to Double-Precision format instru	n when the Inexact Exception is enabled for action	VSX Scalar Convert with round Quad-
xscvqpdp	XE = 1	VSR[VRT+32].doubleword[0] = result in double-precision format
	XX = 1 Condition for Inexact Exception occurs	VSR[VRT+32].doubleword[1] = 0x0000_0000_00000_0000
		FR is set to indicate if the rounded result was incremented
		FI is set to 1
		FPRF is set to indicate class and sign of the result
I-7.4.5.XE1.7 The actions that will be taker Precision to Signed Doubleword instruction	when the Inexact Exception is enabled for	
xscvqpsdz	XE = 1	VSR[XT].doubleword[0] = result in signed integer format

Instructions tested	Compliance conditions	Expected result
	XX = 1 Condition for Inovact Exception occurs	VSR[VRT+32].doubleword[1] = 0x0000_0000_0000_0000
	Condition for Inexact Exception occurs	FR is set to 0
		FI is set to 1
		FPRF is undefined
1-7.4.5.XE1.8 The actions that will be Precision to Signed Word instruction	be taken when the Inexact Exception is enabled fo	or VSX Scalar truncate and Convert Quad-
kscvqpswz	XE = 1	VSR[XT].word[1] = result in signed intege format
	XX = 1	VSR[VRT+32].word[0] = 0x0000_0000
	Condition for Inexact Exception occurs	VSR[VRT+32].word[2] = 0x0000_0000
		VSR[VRT+32].word[3] = 0x0000_0000
		FR is set to 0
		FI is set to 1
		FPRF is undefined
I-7.4.5.XE1.9 The actions that will I Precision to Unsigned Doubleword	be taken when the Inexact Exception is enabled for I instruction	r VSX Scalar truncate and Convert Quad-
kscvqpudz	XE = 1	VSR[XT].doubleword[0] = result in unsigned integer format
	XX = 1 Condition for Inexact Exception occurs	VSR[VRT+32].doubleword[1] = 0x0000_0000_0000_0000
		FR is set to 0
		FI is set to 1
		FPRF is undefined
I-7.4.5.XE1.10 The actions that will Precision to Unsigned Word instruc	l be taken when the Inexact Exception is enabled tetion	for VSX Scalar truncate and Convert Quad-
xscvqpuwz	XE = 1 XX = 1	VSR[XT].word[1] = result in unsigned integer format
		VSR[VRT+32].word[0] = 0x0000_0000
	Condition for Inexact Exception occurs	VSR[VRT+32].word[2] = 0x0000_0000
		VSR[VRT+32].word[3] = 0x0000_0000
		FR is set to 0
		FI is set to 1
		FPRF is undefined
I-7.4.5.XE1.11 The actions that will	l be taken when the Inexact Exception is enabled finstruction	or VSX Scalar Convert with round Double-
Precision to Half-Precision format i		
	XE = 1	VSR[XT] rightmost halfword of double-
Precision to Half-Precision format i xscvdphp	XX = 1	word[0] = result in half-precision format VSR[XT] leftmost 3 halfwords of double-
		word[0] = result in half-precision format VSR[XT] leftmost 3 halfwords of double- word[0] are set to 0
	XX = 1	word[0] = result in half-precision format VSR[XT] leftmost 3 halfwords of double-

Instructions tested	Compliance conditions	Expected result
		FI is set to 1
		FPRF is set to indicate class and sign of the result
I-7.4.5.XE1.12 The actions that Precision to Half-Precision form	•	abled for VSX Vector Convert with round Single-
xvcvsphp	XE = 1	VSR[XT] is not modified
	XX = 1	FR and FI are not modified
	Condition for Inexact Exception occ	curs FPRF is not modified

8.2.5.3. Actions taken when the exception is disabled

Instructions tested	Compliance conditions	Expected result	
-7.4.5.XE0.1 The actions that will be taken when the Inexact Exception is disabled for VSX Scalar round and Convert Double-Precision to Single-Precision format (xscvdpsp)			
instructions, VSX Scalar Single-Precision A Scalar Single-Precision Square Root instru	XE = 0 XX = 1 Condition for Inexact Exception occurs when the Inexact Exception is disabled for Arithmetic instructions, VSX Scalar Double-Fiction, VSX Scalar Round to Single-Precision ding mode (xsrdpic), and VSX Scalar Integer	Precision Square Root instruction, VSX n (xsrsp), the VSX Scalar Round to Double-	
VSX Scalar Double-Precision Arithmetic instructions VSX Scalar Single-Precision Arithmetic instructions VSX Scalar Double-Precision Square Root instruction VSX Scalar Double-Precision Square Root instruction vsx Scalar Double-Precision Square Root instruction xsrsp xsrdpic xscvsxddp xscvuxddp	XE = 0 XX = 1 Condition for Inexact Exception occurs	VSR[XT].doubleword[0]= the result in double-precision format VSR[XT].doubleword[1] is undefined FPRF is set to indicate the class and sign of the result	
<u> </u>	when the Inexact Exception is disabled for	VSX Scalar Convert Double-Precision	
xscvdpsxws xscvdpuxws	XE = 0 XX = 1 Condition for Inexact Exception occurs	VSR[XT].word[1] = the result VSR[XT].word[0] is undefined VSR[XT].word[2] is undefined VSR[XT].word[3] is undefined FPRF is set to indicate the class and sign of the result	
I-7.4.5.XE0.4 The actions that will be taker instructions and VSX Vector Double-Precis	when the Inexact Exception is disabled for ion Square Root instruction	VSX Vector Double-Precision Arithmetic	

Instructions tested	Compliance conditions	Expected result
VSX Vector Double-Precision Arithmetic instructions	XE = 0 XX = 1	VSR[XT].doubleword[i]= the result in double-precision format
VSX Vector Double-Precision Square		FR is not modified
Root instruction	Vector element i is causing an Inexact exception	FI is not modified
		FPRF is not modified
I-7.4.5.XE0.5 The actions that will be taken instructions and VSX Vector Single-Precision	when the Inexact Exception is disabled for on Square Root instruction	VSX Vector Single-Precision Arithmetic
VSX Vector Single-Precision Arithmetic instructions	XE = 0	VSR[XT].word[i]= the result in single- precision format
	XX = 1	FR is not modified
VSX Vector Single-Precision Square Root instruction	Vector element i is causing an Inexact	
	exception	FI is not modified
I-7.4.5.XE0.5a The actions that will be take	n when the Inexact Exception is disabled for	FPRF is not modified r VSX Scalar Convert with round Double-
Precision to Half-Precision format instruction		
xscvdphp	XE = 0 XX = 1	VSR[XT] rightmost halfword of double- word[0] = result in half-precision format
	Condition for Inexact Exception occurs	VSR[XT] leftmost three halfwords of doubleword[0] = 0x0000_0000_0000
		VSR[XT].doubleword[1] is undefined
		FR is set to indicate if the rounded result was incremented
		FI is set to indicate the result is inexact
		FPRF is set to indicate class and sign of the result
	when the Inexact Exception is disabled for quare Root instruction and VSX Scalar Rour	
xsaddqp[o] xsdivqp[o] xsmulqp[o] xssubqp[o] xsmaddqp[o] xsmsubqp[o]	XE = 0 XX = 1	VSR[VRT+32] = result in quad-precision format
xsnmaddqp[o] xsnmsubqp[o] xssqrtqp[o]	Condition for Inexact Exception occurs	FR is set to indicate if the rounded result was incremented
xsrqpi xsrqpxp		FI is set to 1
		FPRF is set to indicate class and sign of the result
I-7.4.5.XE0.7 The actions that will be taken Precision to Double-Precision format [using	when the Inexact Exception is disabled for ground to Odd] instructions	VSX Scalar Convert with round Quad-
xscvqpdp[o]	XE = 0	VSR[VRT+32].doubleword[0] = result in double-precision format
	XX = 1 Condition for Inexact Exception occurs	VSR[VRT+32].doubleword[1] = 0x0000_0000_0000_0000
		FR is set to indicate if the rounded result was incremented
		FI is set to indicate the result is inexact
		FPRF is set to indicate class and sign of the result
	when the Inexact Exception is disabled for and VSX Scalar truncate and Convert Quar	

Instructions tested	Compliance conditions	Expected result
xscvqpsdz xscvqpswz I-7.4.5.XE0.9 The actions that will be take	XE = 0 XX = 1 Condition for Inexact Exception occurs	VSR[VRT+32].doubleword[0] = result in signed integer format VSR[VRT+32].doubleword[1] = 0x0000_0000_0000_0000 FR is set to 0 FI is set to 1 FPRF is undefined VSX Scalar truncate and Convert Quad-
	tion and VSX Scalar truncate and Convert Q XE = 0 XX = 1 Condition for Inexact Exception occurs	
	en when the Inexact Exception is disabled fo	FPRF is undefined r VSX Vector Convert with round Single-
Precision to Half-Precision format instruction xvcvsphp	XE = 0 XX = 1 Vector element i is causing an Inexact exception	VSR[XT] rightmost halfword of word[i] = result in half-precision format VSR[XT] leftmost halfword of word[i] is set to 0 FR is not modified FI is not modified FPRF is not modified

8.2.6. Combinations of exceptions

Architecture sections:

I-7.4 VSX Floating-Point Exceptions

Scenario groups:

- Cases where two exceptions can occur
- Setting exception bit XX when enabled Overflow/Underflow Exception occurs

8.2.6.1. Cases where two exceptions can occur

Instructions tested	Compliance conditions	Expected result
I-7.4.Combine.1 Multiply-Add instructions n	nay set both Invalid Operation Exception (SI	NaN) and Invalid Operation Exception (∞x0)
Representative of VSX multiplication instructions	Condition for Invalid Operation Exception SNaN occurs Condition for Invalid Operation Exception Infinity x Zero occurs	VXSNAN = 1 VXIMZ = 1

Instructions tested	Compliance conditions	Expected result		
I-7.4.Combine.2 Compare Ordered instruct (Invalid Compare)	I-7.4.Combine.2 Compare Ordered instructions may set both Invalid Operation Exception (SNaN) and Invalid Operation Exception (Invalid Compare)			
Representative of: xscmpodp xvcmpgedp[.] xvcmpgtdp[.] xvcmpgtdp[.] xvcmpgtsp[.]	Condition for Invalid Operation Exception SNaN occurs Condition for Invalid Operation Exception Invalid Compare occurs	VXSNAN = 1 VXVC = 1		
I-7.4.Combine.3 Convert to Integer instructions may set both Invalid Operation Exception (SNaN) and Invalid Operation Exception (Invalid Integer Convert)				
Representative of VSX conversion to integer instructions	Condition for Invalid Operation Exception SNaN occurs Condition for Invalid Operation Exception Invalid Integer Convert occurs	VXSNAN = 1 VXCVI = 1		

April 7, 2020

8.2.6.2. Setting Inexact Exception when enabled Overflow/Underflow **Exception occurs**

Instructions tested	Compliance conditions	Expected result
I-7.4.CombineInexact.1 Inexact Exception	with enabled Overflow Exception, when rou	nding changes the significand
Representative of VSX potentially overflowing/ underflowing and inexact instructions	Significands of the rounded and intermediate results differ	XX=1
Instructions	Condition for Overflow Exception occurs	
	OE=1	
I-7.4.CombineInexact.2 Inexact Exception	with enabled Overflow Exception, when rou	nding does not change the significand
Representative of VSX potentially overflowing/ underflowing and inexact	The rounded and intermediate results differ	XX=0
instructions	The significands of the rounded and intermediate results are equal	
	Condition for Overflow Exception occurs	
	OE=1	
I-7.4.CombineInexact.3 Inexact Exception	with enabled Underflow Exception, when ro	unding changes the significand
Representative of VSX VSX potentially overflowing/ underflowing and inexact	Significands of the rounded and intermediate results differ	XX=1
instructions	Condition for enabled Underflow Exception occurs	
	UE=1	
I-7.4.CombineInexact.4 Inexact Exception	with enabled Underflow Exception, when ro	unding does not change the significand
Representative of VSX potentially overflowing/ underflowing and inexact	The rounded and intermediate results differ	XX=0
instructions	The significands of the rounded and intermediate results are equal	
	Condition for enabled Underflow Exception occurs	
	UE=1	
I-7.4.CombineInexact.5 Inexact Exception	with disabled Overflow Exception	,
Representative of VSX potentially overflowing/ underflowing and inexact instructions	Condition for Overflow Exception occurs OE = 0	XX = 1

8.2.7. Setting the exception summary bits

Architecture sections:

I-7.2.2 Floating-Point Status and Control Register

<u>VSX floating-point instruction:</u> instructions that may cause an exception, all the instructions used in the scenarios of sections 8.2.1 through 8.2.6

Instructions tested	Compliance conditions	Expected result	
I-7.2.2.ExSum.1 FX is set to 1 if any excep	-7.2.2.ExSum.1 FX is set to 1 if any exception occurs		
Representative VSX floating-point instruction	Any exception occurs (one or more)	FX=1	
I-7.2.2.ExSum.2 FX is sticky			
Representative VSX floating-point instruction	FX = 1 before instruction execution	FX=1	
	No exception occurs		
I-7.2.2.ExSum.3 FX stays zero when no ex	ceptions occur		
Representative VSX floating-point instruc-	FX = 0 before instruction execution	FX=0	
tion	No exception occurs		
I-7.2.2.ExSum.4 FEX is set to 1 if any enab	I-7.2.2.ExSum.4 FEX is set to 1 if any enabled exception occurs		
Representative VSX floating-point instruction	Any enabled exception occurs (one or more)	FEX=1	
I-7.2.2.ExSum.5 FEX is not sticky			
Representative VSX floating-point instruc-	FEX = 1 before instruction execution	FEX=0	
tion	No enabled exception occurs		
I-7.2.2.ExSum.6 FEX stays zero when no e	enabled exceptions occur		
Representative VSX floating-point instruc-	FEX = 0 before instruction execution	FEX=0	
tion	No enabled exception occurs		
	Any disabled exception occurs (one or more)		

8.2.8. Floating-point exception modes

Architecture sections:

• I-7.4 Floating-Point Exceptions

Instructions tested	Compliance conditions	Expected result
I-7.4.ExMode.1 Floating-point exception me	ode Ignore Exceptions	
Representative VSX floating-point instruction	$MSR_{FE0} = 0$ $MSR_{FE1} = 0$	Ignore Exceptions Mode: the system floating-point enabled error handler is not invoked
	Some enabled floating-point exception occurs	
I-7.4.ExMode.2 Floating-point exception me	ode Imprecise Nonrecoverable Mode	
Representative VSX floating-point instruction	$MSR_{FE0} = 0$ $MSR_{FE1} = 1$	Imprecise Nonrecoverable Mode: The system floating-point enabled exception error handler is invoked at some point
		at or beyond the instruction that caused

Instructions tested	Compliance conditions	Expected result
	Some enabled floating-point exception occurs	the enabled exception, in nonrecoverable mode
I-7.4.ExMode.3 Floating-point exception m	ode Imprecise Recoverable Mode	
Representative VSX floating-point instruc-	MSR _{FE0} = 1	Imprecise Recoverable Mode: the system
tion	MSR _{FE1} = 0	floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the
	Some enabled floating-point exception occurs	enabled exception, in recoverable mode
I-7.4.ExMode.4 Floating-point exception m	ode Precise Mode	
Representative VSX floating-point instruc-	MSR _{FE0} = 1	Precise Mode: the system floating-point
tion MSR _{FE1} = 1	MSR _{FE1} = 1	enabled exception error handler is invoked precisely at the instruction that caused the
	Some enabled floating-point exception occurs	enabled exception.

Part II. Scenarios for Compliance Testing - Virtual Environment (Book II) and Related Supervisor Instructions (Book III)

This Part describes the scenarios required for compliance testing the Virtual Environment (Book II) and related Supervisor Instructions (Book III). The methodology and guidelines specified in Chapter 2, "Power ISA - OpenPOWER Profile Test Harness and Test Suite" [2] apply to all of the scenarios in this Part.

9. Storage Model (Chapter II.1)

Table of Contents

9.1.	Single-Copy Atomicity (Section II.1.4)	168
9.2.	Cache Model and Cache Management Instructions (Section II.1.5)	169
9.3.	Storage Control Attributes (Section II.1.6)	169
9.4.	Shared Storage (Section II.1.7)	169
9.5.	Instruction Storage (Section II.1.9)	173

9.1. Single-Copy Atomicity (Section II.1.4)

Below are the scenarios that verify correct implementation of the Single-Copy Atomicity rules as described in the Power ISA Book II Section 1.4. All the scenarios should be implemented in BE/LE addressing modes.

Alignment requirements of storage accesses are defined in Section 1.11.1 of Book I.

Instructions from the following two instruction groups are used. Each scenario should be verified for all storage instructions accessing a quadword operand (Iq, Iqarx, stq, stqcx.) and a pair of any other instruction from the groups.

Load: Instructions from Sections 3.3.2, 4.6.2 of Book I, Ihbrx, Iwbrx, Idbrx, Iq, Ibarx, Iharx, Iwarx, Idarx, Iqarx

Store: Instructions from Sections 3.3.3, 4.6.3 of Book I, sthbrx, stwbrx, stdbrx, stq, stbcx., sthcx., stwcx., stdcx., stdcx.

Instruction sequer	ice	Observability preconditions	Expected results
II-1.4.Atomicity.1 Tv	II-1.4.Atomicity.1 Two processors (P1 and P2) perform atomic stores to non-overlapping memory locations (A, B).		
<u>P1</u>	<u>P2</u>	A, B are aligned.	The contents of
Store to A	Store to B	Initial values of corresponding bytes of the source registers used by Store instructions and of locations A and B should be different.	A, B are the same as if the two stores were performed by a single processor
II-1.4.Atomicity.2 Tv	o processors (P1 and I	P2) perform atomic stores to the same stora	ge location (A)
P1 Store to A	P2 Store to A	A is aligned. Initial values of corresponding bytes of the source registers used by Store instructions and of location A should be different.	The contents of A is the result stored by one of the processors.
II-1.4.Atomicity.3 Two processors (P1 and P2) perform atomic store and atomic load to/from the same storage location (A)			
P1 Store to A	P2 Load from A	A is aligned. Initial values of corresponding bytes of the source register used by Store instruction and of location A should be different.	The value returned by Load is the contents of A before Store or after it.

9.2. Cache Model and Cache Management Instructions (Section II.1.5)

9.3. Storage Control Attributes (Section II.1.6)

Below are the scenarios that verify correct implementation of the Storage Control Attributes as described in the Power ISA Book II Section 1.6.

Alignment requirements of storage accesses are defined in Section 1.11.1 of Book I.

Instructions from the following two instruction groups are used. Each scenario should be verified for a pair of any instruction from the groups.

Load: Instructions from Sections 3.3.2, 4.6.2 of Book I, Ihbrx, Iwbrx, Idbrx, Iq, Ibarx, Iharx, Iwarx, Idarx, Igarx

Store: Instructions from Sections 3.3.3, 4.6.3 of Book I, sthbrx, stwbrx, stdbrx, stq, stbcx., sthcx., stwcx., stdcx., stdcx.

Instruction sequence		Observability preconditions	Expected results		
II-1.6.Control.1 Tv (A)	I-1.6.Control.1 Two processors (P1 and P2) perform atomic stores and atomic loads to/from the same coherent storage location (A)				
<u>P1</u> Store to A x 10	<u>P2</u> Load from A x 10	A is aligned. Storage Attributes of the A memory location are set as follows: not Write Through Required not Caching Inhibited not Guarded Memory Coherence Required Source registers used by all Store instructions should be initialized to different values	P2 can never load a newer value first and then, later, load an older value stored by P1. Values are stored by P1 to A in Program Order.		
II-1.6.Control.2 Tw location (A)	vo processors (P1 and F	22) perform atomic stores and atomic loads to	Ifrom the same cache inhibited storage		
P1 Store to A x 10	<u>P2</u> Load from A x 10	A is aligned. Storage Attributes of the A memory location are set as follows: Caching Inhibited Source registers used by all Store instructions should be initialized to different values	P2 can never load a newer value first and then, later, load an older value stored by P1. Values are stored by P1 to A in Program Order.		

9.4. Shared Storage (Section II.1.7)

9.4.1. Storage Access Ordering (Section II.1.7.1)

Below are the scenarios that verify correct implementation of the Storage Access Ordering rules as described in the Power ISA Book II Section 1.7.1.

Instructions from the following two instruction groups are used. Each scenario should be verified for a pair of any instruction from the groups.

Load: Instructions from Sections 3.3.2, 4.6.2 of Book I, Ihbrx, Iwbrx, Idbrx, Iq, Ibarx, Iharx, Iwarx, Idarx, Iqarx

Store: Instructions from Sections 3.3.3, 4.6.3 of Book I, sthbrx, stwbrx, stdbrx, stq, stbcx., sthcx., stwcx., stdcx., stdcx.

The **Synchronize** instruction group includes the sync and eieio instructions.

Instruction sequence			Observability preconditions	Expected results
II-1.7.1.Access.1 Two processors (P1 and P2) perform stores and loads to/from two non-overlapping Caching Inhibited and Guarded storage locations (A, B)				
P1 Store to A	P2 Load from B		Storage Attributes of the A and B memory locations are set as follows:	If P2 loads from B a new value stored by P1, then P2 must load also a new value
Store to B	Load from A		Caching InhibitedGuarded	from A
			Initial values of corresponding bytes of the source registers used by Stores and of locations A and B should be different.	
	•	ssors (P1 and I tween the Loa	P2) perform stores and loads to/from two nods	n-overlapping storage locations (A, B) and
<u>P1</u>	<u>P2</u>		Storage Attributes of the A and B memory locations are set as follows:	If P2 loads from B a new value stored by P1, then P2 must load also a new value
Store to A	Load from B			from A
Synchronize Store to B	Load from A		not Caching Inhibitednot Guarded	
			Initial values of corresponding bytes of the source registers used by Stores and of locations A and B should be different.	
			Target register of the first Load is used as the base register of the second Load executed by P2	
II-1.7.1.Acces	ss.3 Three prod	essors (P1, P2	and P3) perform stores and loads to/from t	wo non-overlapping storage locations (A, B)
<u>P1</u>	<u>P2</u>	<u>P3</u>	Storage Attributes of the A and B memory locations are set as follows:	If P2 loads from A a new value stored by P1 and P3 loads from B a new value stored
Store to A	Load from A	Load from B	Memory Coherence Required	by P2, then P3 must load also a new value from A
	Syncronize	Syncronize	Initial values of corresponding bytes of the	IIOIII A
	Store to B	Load from A	source registers used by Stores and of locations A and B should be different.	
II-1.7.1.Access.4 Three processors (P1, P2 and P3) perform stores and loads to/from three non-overlapping storage locations (A, B, C)				
<u>P1</u>	<u>P2</u>	<u>P3</u>	Storage Attributes of the A, B and C memory locations are set as follows:	If P2 loads from B a new value stored by P1 and P3 loads from C a new value stored
Store to A	Load from B	Load from C	,	by P2, then P3 must load also a new value
Synchronize	isync	Synchronize	Memory Coherence Required	from A
Store to B	Store to C	Load from A	Initial values of corresponding bytes of the source registers used by Stores and of locations A, B and C should be different.	

9.4.2. Copy/Paste-Initiated Data Transfers (Section II.1.7.2)

Below are the scenarios that verify correct implementation of the Copy/Paste-Initated Data Transfers as described in the Power ISA Book II Section 1.7.2.

Alignment requirements of storage accesses are defined in Section 1.11.1 of Book I.

Copy/Paste Instructions (from Section 4.4 of Book II): copy, paste., cpabort

Instruction sequence	Observability preconditions	Expected results	
II-1.7.2.CP.1 Copy and paste. operations with correct alignment			
<u>P1</u>	Copy source EA and paste. target EA are	First three bits of CR0=001	
cpabort	both 128 byte aligned Storage Attributes of the copy and paste.	Target location contents = source location contents	
сору	memory location are set as follows:		
paste.	 not Write Through Required not Caching Inhibited not Guarded Memory Coherence Required 		
II-1.7.2.CP.2 Copy and paste. operations w	ith copy source EA has incorrect alignment		
<u>P1</u>	Copy source EA is not 128 byte aligned	First three bits of CR0=000	
cpabort	Paste. target EA is 128 byte aligned	Target location is not changed	
сору	Storage Attributes of the copy and paste. memory location are set as follows:	System alignment error	
paste.	 not Write Through Required not Caching Inhibited not Guarded Memory Coherence Required 		
II-1.7.2.CP.3 Copy and paste. operations w	ith paste. target EA has incorrect alignment		
<u>P1</u>	Copy source EA is 128 byte aligned	First three bits of CR0=000	
cpabort	Paste. target EA is not 128 byte aligned	Target location is not changed	
сору	Storage Attributes of the copy and paste. memory location are set as follows:	System alignment error	
paste.	 not Write Through Required not Caching Inhibited not Guarded Memory Coherence Required 		
II-1.7.2.CP.4 Copy and paste. operations w	ith copy source EA block is Caching Inhibite	ed	
<u>P1</u>	Copy source EA and paste. target EA are	First three bits of CR0=000	
cpabort	both 128 byte aligned Storage Attributes of the copy source	Target location is not changed	
сору	memory location is set as follows:	System data storage error	
paste.	Caching Inhibited		
II-1.7.2.CP.5 Copy and paste. operations with paste. target EA block is Caching Inhibited			
<u>P1</u>	Copy source EA and paste. target EA are both 128 byte aligned	First three bits of CR0=000	
cpabort		Target location is not changed	
сору	Storage Attributes of the paste. target memory location is set as follows:	System data storage error	

Instruction sequence	Observability preconditions	Expected results
paste.	Caching Inhibited	

9.4.3. Atomic Update and Reservations (Iwarx and stwcx) (Subsection II.1.7.4)

Below are the scenarios that verify correct implementation of the Atomic Update and Reservations rules as described in the Power ISA Book II Section 1.7.4.

Alignment requirements of storage accesses are defined in Section 1.11.1 of Book I.

Instructions from the following two instruction groups are used. Each scenario should be verified for a pair of any two instruction accessing the same operand size (byte, halfword, word, doubleword, and quadword) from the groups.

Load And Reserve: Ibarx, Iharx, Iwarx, Idarx, Iqarx

Store Conditional: stbcx., sthcx., stwcx., stdcx., stqcx.

Also the following instruction groups are used in scenarios:

Load: Instructions from Sections 3.3.2, 4.6.2 of Book I.

Store: Instructions from Sections 3.3.3, 4.6.3 of Book I, dcbz

Instruction sequence		Observability preconditions	Expected results	
II-1.7.4.Update.1 Two processors (P1 and P2) perform Load And Reserve and Store Conditional from/to storage location A				
<u>P1</u>	<u>P2</u>	A is aligned.	If both Store Conditional succeed, then	
Load And Reserve from A	Load And Reserve from A	Storage Attributes of the storage location A are set as follows:	either P1 loads the value stored by P2 or vice versa.	
Store Conditional to Store Conditional to		Memory Coherence Required		
A	A	Initial values of corresponding bytes of the source registers used by Stores and of location A should be different.		
II-1.7.4.Update.2 Processor P1 performs Load And Reserve and Store Conditional from/to non-overlapping storage locations A and B belonging to the same reservation granule				
<u>P1</u>		A and B are aligned.	Store Conditional to A fails and the value of A is not updated	
Load And Reserve f	rom A	A and B belong to the same reservation	A is not apaated	
Store Conditional to B		granule.		
isync		Storage Attributes of the storage locations A and B are set as follows:		
Store Conditional to A		Memory Coherence Required		
		Initial values of corresponding bytes of the source registers used by Stores and of locations A and B should be different.		
II-1.7.4.Update.3 Processors P1 and P2 perform Load and Reserve and Store from/to non-overlapping storage locations A and B belonging to the same reservation granule				
<u>P1</u>	<u>P2</u>	A and B are aligned.	If part of Loads from memory location B	
Load And Reserve from A	Store to B	A and B belong to the same reservation granule.	executed by P1 return initial value of B and part of them return the new value stored by	

Instruction sequence	Observability preconditions	Expected results	
isync	Storage Attributes of the A and B memory	P2, then Store Conditional executed by P1	
Load from B x 5	locations are set as follows:	fails and the value of A is not updated	
Store Conditional to	Memory Coherence Required		
A	Initial values of corresponding bytes of the		
	source registers used by Store Condition-		
	al, Store and of locations A and B should be different.		
II-1.7.4.Update.4 Processors P1 performs Load and Reserve from Cache inhibited storage location A			
<u>P1</u>	A is aligned.	The system	
Load And Reserve from A	Storage Attributes of the A memory locations are set as follows:	data storage error handler is invoked	
	Cache Inhibited		
II-1.7.4.Update.5 Processors P1 performs Load and Reserve from Write Through storage location A			
<u>P1</u>	A is aligned.	The system	
Load And Reserve from A	Storage Attributes of the A memory locations are set as follows:	data storage error handler is invoked	
	Write Through Required		

9.5. Instruction Storage (Section II.1.9)

9.5.1. Instruction and data storage synchronization

Below are the scenarios that verify correct implementation of instruction and data storage synchronization as described in the Power ISA Book II Section 1.9.

Instruction sequence	Compliance conditions	Expected results	
II-1.9.Sync.1 Single-process instruction and data storage synchronization			
P1 executes the instruction sequence specified in Case 1 of the programming note in Section 1.9	The conditions listed in Case 1 of the programming note in Section 1.9	Instruction storage is consistent with data storage	
II-1.9.Sync.2 Cross-process instruction and data storage synchronization			
P1 and P2 execute the instruction sequences specified in Case 2 of the programming note in Section 1.9	The conditions listed in Case 2 of the programming note in Section 1.9	Instruction storage is consistent with data storage	

10. Management of Shared Resources (Chapter II.3)

Table of Contents

10.1. Program Priority Registers (Section II.3.1)

The following scenarios verify setting of the Program Priority Register (PPR) as described in the Power ISA Book II Section 3.1.

Instruction sequence	Observability preconditions	Expected results	
II-3.1.PPR.1 Processors performs the or R.	x, Rx, Rx instruction		
P1 or R31, R31, R31	PRI field of the PPR register is initialized to any value different from 001	PRI field of the PPR register is set to 001	
II-3.1.PPR.2 Processors performs the or R.	x, Rx, Rx instruction		
<u>P1</u>	PRI field of the PPR register is initialized to any value different from 010	PRI field of the PPR register is set to 010	
or R1, R1, R1	to any value amerent nem e20		
II-3.1.PPR.3 Processors performs the or R.	x, Rx, Rx instruction		
<u>P1</u>	PRI field of the PPR register is initialized to any value different from 011	PRI field of the PPR register is set to 011	
or R6, R6, R6	to any value unierent nom off		
II-3.1.PPR.4 Processors performs the or R	x, Rx, Rx instruction		
<u>P1</u>	PRI field of the PPR register is initialized	PRI field of the PPR register is set to 100	
or R2, R2, R2	to any value different from 100		
II-3.1.PPR.5 Processors performs the <i>or. Rx, Rx, Rx</i> instruction			
<u>P1</u>	PRI field of the PPR register is initialized	PRI field of the PPR register is not changed	
or. R31, R31, R31	to any value different from 001		

11. Storage Control Instructions (Chapter II.4)

Table of Contents

11.1. Cache Management Instructions (Section II.4.3)	175
11.2. Atomic Memory Operations (Section II.4.5)	176
11.3. Synchronization and Memory Barrier Instructions (Section II.4.6)	177

Instruction-driven scenarios: sections II.4.3, II.4.6, III.5.9

11.1. Cache Management Instructions (Section II.4.3)

The following scenarios verify correct implementation of the Cache Management Instructions as described in the Power ISA Book II Section 4.3.

Instruction sequence	Observability preconditions	Expected results
II-4.3.Cache.1 Processors P1 perfo	rms icbi instruction to Memory Coherent storage lo	ocations A
P1 Icbi A	Address translation is ON Storage Attributes of the A memory location are set as follows: • Memory Coherence Required Block containing A is in the instruction cache of P1 and any other processor of the system	Reference and change recording of the page accessed by the instruction are not updated The effective address of A is translated using translation resources that are used for data accesses
II-4.3.Cache.2 Processors P1 perfo	rms icbi instruction to not Memory Coherent storaç	ge locations A
P1 Icbi A	Address translation is ON Storage Attributes of the A memory location are set as follows: not Memory Coherence Required Block containing A is in the instruction cache of P1 and any other processor of the system	Reference and change recording of the page accessed by the instruction are not updated The effective address of A is translated using translation resources that are used for data accesses
II-4.3.Cache.3 Processors P1 perfo	rms icbt instruction to memory location A with valid	d translation path
P1 Icbt A	Address translation is ON There is valid translation path for the effective address of A	Reference and change recording of the page accessed by the instruction are not updated The instruction effective address is translated using translation resources that are
II 4.2 Cacho 4 Processors D1 perfe	rms icbt instruction to memory location A with inva	used for data accesses
·		<u> </u>
P1 Icbt A	Address translation is ON	The instruction effective address is translated using translation resources that are used for data accesses

Instruction sequence	Observability preconditions	Expected results	
	There is no valid translation path for the effective address of A	System data storage error handler is not invoked	
II-4.3.Cache.5 Processors P1 performs dck	oa instruction to memory location A		
<u>P1</u>		No architectural resources are changed	
dcba A			
II-4.3.Cache.6 Processors P1 performs dct	ot instruction to memory location A		
<u>P1</u>		No architectural resources are changed	
dcbt A			
II-4.3.Cache.7 Processors P1 performs dck	otst instruction to memory location A		
<u>P1</u>		No architectural resources are changed	
dcbtst A			
II-4.3.Cache.8 Processors P1 performs dcb	oz instruction to memory location A		
P1		All bytes in the data cache block containing the memory location A are set to zero.	
dcbz A		Data cache block size is a design dependent value that should be configured for each specific processor design.	
II-4.3.Cache.9 Processors P1 performs dcbst instruction to memory location A with valid translation path			
<u>P1</u>	Address translation is ON	Reference and change recording of the	
dcbst A	There is valid translation path for the effective address of A	page accessed by the instruction are not updated	
II-4.3.Cache.10 Processors P1 performs dcbf instruction to memory location A with valid translation path			
<u>P1</u>	Address translation is ON	Reference and change recording of the	
dcbf A	There is valid translation path for the effective address of A	page accessed by the instruction are not updated	
II-4.3.Cache.11 Processors P1 performs dst instruction to memory location A			
<u>P1</u>		The operation must be treated as no-op	
dst A			
II-4.3.Cache.12 Processors P1 performs ds	stst instruction to memory location A	The constitution would be a second	
<u>P1</u>		The operation must be treated as no-op	
dstst A			
II-4.3.Cache.13 Processors P1 performs ds	ss instruction to memory location A		
<u>P1</u>		The operation must be treated as no-op	
dss A			

11.2. Atomic Memory Operations (Section II.4.5)

Load Atomic Instructions: lwat, ldat

Store Atomic Instructions : stwat, stdat

<u>Load Atomic Function Codes</u>: 00000 Fetch and Add, 00001 Fetch and XOR, 00010 Fetch and OR, 00011 Fetch and AND, 00100 Fetch and Maximum Unsigned, 00101 Fetch and Maximum

Signed, 00110 Fetch and Minimum Unsigned, 00111 Fetch and Minimum Signed, 01000 Swap, 10000 Compare and Swap Not Equal, 11000 Fetch and Increment Bounded, 11001 Fetch and Increment Equal, 11100 Fetch and Decrement Bounded



Note

Load Function Codes not listed are considered invalid

<u>Store Atomic Function Codes</u>: 00000 Store Add, 00001 Store XOR, 00010 Store OR, 00011 Store AND, 00100 Store Maximum Unsigned, 00101 Store Maximum Signed, 00110 Store Minimum Unsigned, 00111 Store Minimum Signed, 11000 Store Twin



Note

Store Function Codes not listed are considered invalid

Instruction sequence	Observability preconditions	Expected results
II-4.5.AMO.1 Correct computation of all of t	he valid function codes for Atomic Memory	Operations with correct alignment
Load Atomic Instructions	Memory accessed is contained within an	Correct result of operation
Store Atomic Instructions	aligned 32-byte block of storage	
	Valid Function Code	
II-4.5.AMO.2 System data storage error when using invalid function codes for Atomic Memory Operations		
Load Atomic Instructions	Memory accessed is contained within an	Target location is not changed
Store Atomic Instructions	aligned 32-byte block of storage	System data storage error
	Invalid Function Code	
II-4.5.AMO.3 Alignment storage error when portion of memory accessed by the instruction is not contained within an aligned 32-		
byte block of storage for Atomic Memory Operations		
Load Atomic Instructions	Memory accessed is not contained within an aligned 32-byte block of storage	Target location is not changed
Store Atomic Instructions	an angrica 32 byte block of storage	System alignment error

11.3. Synchronization and Memory Barrier Instructions (Section II.4.6)

The following scenarios are used to verify correct implementation of the Synchronization and Memory Barrier Instructions as described in the Power ISA Book II Section 4.6.

Load and Reserve and Store Conditional instruction scenarios are covered by Section 4 of this document.

Synchronize and Enforce In-order Execution instruction (sync and eieio) scenarios are covered by Section 3 of this document.

12. Transactional Memory Facility (Chapter II.5)

Below are the scenarios that verify correct implementation of the Transactional Memory Facility as described in the Power ISA Book II Chapter 5.

The following instruction groups are used in scenarios:

Load: Instructions from Sections 3.3.2, 4.6.2 of Book I.

Store : Instructions from Sections 3.3.3, 4.6.3 of Book I, dcbz

Transaction Abort: tabort., tabortdc., tabortdci., tabortwc., tabortwci.

Non-checkpointed SPRs: EBBHR, EBBRR, BESCR, Performance Monitor registers

<u>Disallowed Instructions</u> (in transactional state): icbi, copy, paste., cpabort, lwat, ldat, stwat, stdat, dcbf, dcbi, dcbst, rfscv, rfid, hrfid, rfebb, mtmsr, mtmsrd, msgsnd, msgsndp, msgslr, msgslrp, slbie, slbieg, slbia, slbmte, slbfee, stop, tlbie, tlbiel, mtspr to a non-checkpointed SPR

Cache Block Invalidation: dcbf, dcbi, icbi

In all scenarios thegin. instructions are immediately followed by a beq instruction that branches to the main body of the transaction failure handler.

By default, memory attributed of all memory accesses in the following scenarios are set to the following values:

- Not Write Through
- Not Cache Inhibited
- Memory Coherent

Transaction Conflict Granule size is a design dependent value that should be configured for each specific processor design.

Instruction sequer	nce	Observability preconditions	Expected results	
II-5.Mem.1 Process A in transactional m		Loads and Stores from/to memory location		
P1 tbegin. 0 beq Store to A x 10 Load from A tend. 0	P2 tbegin. 0 beq Load from A tend. 0	Initial state of P1 and P2 is Non-transactional. Initial values of the source registers used by Stores are all different. Initial values of the source registers used by Stores and of location A are different.	If both transactions succeed then the Load of P1 loads from A the value stored by its last Store instruction, while P2 loads from A either its initial value or the value stored by the last Store of P1. If only the transaction of P1 succeeds then it loads from A the value stored by its last Store. If only the transaction of P2 succeeds then it loads from A its initial value.	
	II-5.Mem.2 Processors P1 and P2 perform Loads and Stores from/to not overlapping memory locations A and B belonging to the same Transaction Conflict Granule in transactional mode.			
P1 tbegin. 0 beq	P2 tbegin. 0 beq	Initial state of P1 and P2 is Non-transactional. Initial values of the source registers used by Stores are all different.	If both transactions succeed then the Load of P1 loads from A the value stored by its last Store instruction, while P2 loads from B the value stored by its Store instruction.	

Instruction sequer	ice	Observability preconditions	Expected results
Store to A x 10	Store to B	Initial values of the source registers used	If only the transaction of P1 succeeds then
Load from A	Load from B	by Stores and of locations A and B are different.	it loads from A the value stored by its last Store. The value of B is not changed.
tend. 0	tend. 0		If only the transaction of P2 succeeds then it loads from B the value stored by its Store instruction. The value of A is not changed.
		Loads and Stores from/to not overlapping m forms memory accesses in transactional mo	
	-	,	<u> </u>
P1 tbegin. 0	P2 Store to B	Initial state of P1 and P2 is Non-transactional.	If transaction of P1 succeeds then it loads from A the value stored by its last Store. P2 loads from B the value stored by its Store
beq	Load from B	Initial values of the source registers used by Stores are all different.	instruction.
Store to A x 10		Initial values of the source registers used	If transaction of P1 fails, the value of A is not changed. P2 loads from B the value
Load from A		by Stores and of locations A and B are different.	stored by its Store instruction.
tend. 0			
		Loads and Stores from/to not overlapping m forms memory accesses in Rollback-only Tr	
<u>P1</u>	<u>P2</u>	Initial state of P1 and P2 is Non-transac-	If transaction of P1 succeeds then it loads
tbegin. 1	Store to B	tional.	from A the value stored by its last Store. P2 loads from B the value stored by its Store
beq	Load from B	Initial values of the source registers used by Stores are all different.	instruction.
Store to A x 10		Initial values of the source registers used	If transaction of P1 fails, the value of A is not changed. P2 loads from B the value
Load from A		by Stores and of locations A and B are different.	stored by its Store instruction.
tend. 0			
		Loads and Stores from/to not overlapping m forms memory accesses in Rollback-only Tr	
<u>P1</u>	<u>P2</u>	Initial state of P1 and P2 is Non-transac-	Transaction of P1 always succeeds. It
tbegin. 1	Store to B	tional. Initial values of the source registers used	loads from A its initial value. P2 loads from B the value stored by its Store instruction.
beq	Load from B	by Store and of location B are different.	
Load from A			
tend. 0			
II-5.Mem.6 Process	or P1 performs Load ar	nd Stores from/to memory location A in trans	sactional mode
<u>P1</u>		Initial state of P1 is Non-transactional.	Transaction of P1 always fails. Value of A is not changed.
tbegin. 0		Initial values of the source registers used by Store and of location A are different.	not changed.
beq			
Store to A x 10		If conditional version of Transaction Abort instruction is used its condition should be met and the instruction is successfully	
Load from A		executed.	
Transaction Abort			
tend. 0			
II-5.Mem.7 Processor P1 performs Load and Stores from/to memory location A in Rollback-only transactional mode			
<u>P1</u>		Initial state of P1 is Non-transactional.	Transaction of P1 always fails. Value of A is not changed.
tbegin. 1		Initial values of the source registers used by Store and of location A are different.	
beq			

Instruction sequen	ce	Observability preconditions	Expected results	
Store to A x 10		If conditional version of Transaction Abort		
Load from A		instruction is used its condition should be met and the instruction is successfully		
Transaction Abort		executed.		
tend. 0				
II-5.Mem.8 Processor		nd Stores from/to memory location A in trans	sactional mode. Processor P2 performs tlbie	
<u>P1</u>	<u>P2</u>	Initial state of P1 is Non-transactional.	If transaction of P1 succeeds then it loads	
tbegin. 0	tlbie of A	Initial values of the source registers used by Store and of location A are different.	from A the value stored by its last Store, otherwise the value of A is not changed.	
beq				
Store to A x 10				
Load from A				
tend. 0				
	or P1 performs Load ar avalidates translation pa	nd Stores from/to memory location A in Rollbath of A.	pack-only transactional mode. Processor P2	
<u>P1</u>	<u>P2</u>	Initial state of P1 is Non-transactional.	If transaction of P1 succeeds then it loads from A the value stored by its last Store,	
tbegin. 1	tlbie of A	Initial values of the source registers used by Store and of location A are different.	otherwise the value of A is not changed.	
beq		by Glore and Grieballon 71 are uniform.		
Store to A x 10				
Load from A				
tend. 0				
II-5.Mem.10 Process	sor P1 performs Load a	and Stores from/to memory location A in tran	nsactional mode	
<u>P1</u>		Initial state of P1 is Non-transactional.	Transaction of P1 always fails. Value of A is not changed.	
tbegin. 0		Initial values of the source registers used by Store and of location A are different.		
beq				
Store to A x 10				
Load from A				
treclaim.				
tend. 0				
II-5.Mem.11 Process	sor P1 performs Load a	and Stores from/to memory location A in Roll	back-only transactional mode	
<u>P1</u>		Initial state of P1 is Non-transactional.	Transaction of P1 always fails. Value of A is not changed.	
tbegin. 1		Initial values of the source registers used by Store and of location A are different.	The changes.	
beq		by Store and of location A are unicient.		
Store to A x 10				
Load from A				
treclaim.				
tend. 0				
	II-5.Mem.12 Processor P1 performs Loads and Stores from/to memory location A in transactional mode. The number of nested transactions exceeds its maximum value supported by the design.			
<u>P1</u>		Initial state of P1 is Non-transactional.	Transaction of P1 always fails. Value of A is not changed.	

Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A : : : thegin. 0 beq Store to A x 10 Load from A : : : thegin. 0 beq Store to A x 10 Load from A : : : thegin. 0 beq Store to A x 10 Load from A tend. 0 II-S. Mem.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. Initial state of P1 is Non-transactional. Ithegin. 1 beq Store to A x 10 Load from A tbegin. 1 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A : : :	Instruction sequence	Observability preconditions	Expected results
Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A : : : : thegin. 0 beq Store to A x 10 Load from A tend. 0 Initial state of P1 is Non-transactional. Initial state of P1 is No		Initial values of the source registers used by Store and of location A are different.	
Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A : : : thegin. 0 beq Store to A x 10 Load from A : : : thegin. 0 beq Store to A x 10 Load from A initial state of P1 is Non-transactional. Initial values of the source registers used by Store to A x 10 Load from A thegin. 1 beq Store to A x 10 Load from A thegin. 1 beq Store to A x 10 Load from A thegin. 1 beq Store to A x 10 Load from A thegin. 1 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0	beq		
tibegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A : : thegin. 0 beq Store to A x 10 Load from A : : thegin. 0 beq Store to A x 10 Load from A tend. 0 III-S.Men.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1 thegin. 1 beq Store to A x 10 Load from A thegin. 1 beq Store to A x 10 Load from A thegin. 1 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A thegin. 0	Store to A x 10		
beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A : : thegin. 0 beq Store to A x 10 Load from A : : https://dx.com/store	Load from A		
Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A : : : tbegin. 0 beq Store to A x 10 Load from A tend. 0 III-S. Mem. 13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1 Initial values of P1 is Non-transactional. Initial values of the source registers used by Store and of location A are different. Store to A x 10 Load from A tbegin. 1 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0	tbegin. 0		
Load from A tbegin. 0 beq Store to A x 10 Load from A : : :tbegin. 0 beq Store to A x 10 Load from A tend. 0 III-S. Mem. 13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1	beq		
tbegin. 0 beq Store to A x 10 Load from A : :tbegin. 0 beq Store to A x 10 Load from A tend. 0 II-5.Mem.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1	Store to A x 10		
beq Store to A x 10 Load from A : :tbegin. 0 beq Store to A x 10 Load from A tend. 0 II-5,Mem.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1	Load from A		
Store to A x 10 Load from A : :thegin. 0 beq Store to A x 10 Load from A tend. 0 II-5.Mem.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1 Initial values of the source registers used by Store and of location A are different. Store to A x 10 Load from A tbegin. 1 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A : : :	tbegin. 0		
Load from A : :thegin. 0 beq Store to A x 10 Load from A tend. 0 II-5.Mem.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1	beq		
tbegin. 0 beq Store to A x 10 Load from A tend. 0 II-5. Mem. 13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1 Initial state of P1 is Non-transactional. Initial values of the source registers used by Store and of location A are different. Store to A x 10 Load from A tbegin. 1 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A : : :	Store to A x 10		
tbegin. 0 beq Store to A x 10 Load from A tend. 0 II-5.Mem.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1	Load from A		
tbegin. 0 beq Store to A x 10 Load from A tend. 0 II-5.Mem.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1	:		
Store to A x 10 Load from A tend. 0 III-5. Mem. 13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1	:		
Store to A x 10 Load from A tend. 0 II-5.Mem.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1	tbegin. 0		
Load from A tend. 0 Initial state of P1 is Non-transactional. beq Store to A x 10 Load from A tbegin. 1 beq Store to A x 10 Load from A tbegin. 0 Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A	beq		
tend. 0 III-5.Mem.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1 Initial state of P1 is Non-transactional. Initial values of the source registers used by Store and of location A are different. Store to A x 10 Load from A tbegin. 1 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A	Store to A x 10		
II-5.Mem.13 Processor P1 performs Loads and Stores from/to memory location A in Rollback-only transactional mode. The number of nested transactions exceeds its maximum value supported by the design. P1 Initial state of P1 is Non-transactional. Initial values of the source registers used by Store and of location A are different. Initial values of the source registers used by Store and of location A are different. Initial values of the source registers used by Store and of location A are different. Initial values of the source registers used by Store to A x 10 Load from A Initial values of the source registers used by Store and of location A are different. Initial values of the source registers used by Store to A x 10 Load from A Initial values of the source registers used by Store and of location A are different.	Load from A		
of nested transactions exceeds its maximum value supported by the design. P1 Initial state of P1 is Non-transactional. Initial values of the source registers used by Store and of location A are different. Store to A x 10 Load from A tbegin. 1 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 beq	tend. 0		
Initial state of P1 is Non-transactional. Initial values of the source registers used by Store and of location A are different. Transaction of P1 always fails. Value of A is not changed.	II-5.Mem.13 Processor P1 performs Loads of nested transactions exceeds its maximum	and Stores from/to memory location A in Roman value supported by the design.	ollback-only transactional mode. The number
thegin. 1 Initial values of the source registers used by Store and of location A are different. Store to A x 10 Load from A thegin. 1 beq Store to A x 10 Load from A thegin. 0 beq Store to A x 10 Load from A : :	<u>P1</u>		Transaction of P1 always fails. Value of A is
Store to A x 10 Load from A tbegin. 1 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A tbegin. 0 Store to A x 10 Load from A tbegin. 0	tbegin. 1	Initial values of the source registers used	not changed.
Load from A tbegin. 1 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A : :	beq	by Store and of location A are different.	
tbegin. 1 beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A : :	Store to A x 10		
beq Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A : :	Load from A		
Store to A x 10 Load from A tbegin. 0 beq Store to A x 10 Load from A :	tbegin. 1		
Load from A tbegin. 0 beq Store to A x 10 Load from A :	beq		
tbegin. 0 beq Store to A x 10 Load from A :	Store to A x 10		
beq Store to A x 10 Load from A :	Load from A		
Store to A x 10 Load from A :	tbegin. 0		
Load from A : :	beq		
	Store to A x 10		
	Load from A		
	:		
tbegin, 1	:		
	tbegin. 1		

Instruction sequence	Observability preconditions	Expected results
beq		
Store to A x 10		
Load from A		
tend. 0		
II-5.Mem.14 Processor P1 performs Loads	and Stores from/to memory locations A, B a	and C in transactional mode.
<u>P1</u>	Initial state of P1 is Non-transactional.	P1 loads from A, B and C the values stored by the Store instruction immediately
tbegin. 0	Initial values of the source registers used by Stores and of locations A, B and C are	preceding the corresponding Load.
beq	different.	
Store to A x 10		
Load from A		
tbegin. 0		
beq		
Store to B x 10		
Load from B		
tend. 0		
tbegin. 0		
beq		
Store to C x 10		
Load from C		
tend. 1		
II-5.Mem.15 Processor P1 performs Loads	and Stores from/to memory locations A, B a	and C in transactional mode.
<u>P1</u>	Initial state of P1 is Non-transactional.	P1 loads from A and B the values stored by the Store instruction immediately preceding
tbegin. 0	Initial values of the source registers used by Stores and of locations A, B and C are	the corresponding Load.
beq	different.	Value of memory location C is unchanged.
Store to A x 10		
Load from A		
tbegin. 0		
beq		
Store to B x 10		
Load from B		
tend. 1		
tbegin. 0		
beq		
Store to C x 10		
Load from C		
tend. 1		

Instruction sequence	Observability preconditions	Expected results
II-5.Mem.16 Processor P1 performs Loads footprint overflow.	and Stores from/to memory locations in tran	nsactional mode. The transaction fails due to
<u>P1</u>	Initial state of P1 is Non-transactional.	Values of all accessed memory locations is
tbegin. 0	Initial values of the source registers used	unchanged.
beq	by Stores and of accessed memory locations are different.	
Store to A	The number of memory accesses in	
Store to B	transactional mode should exceed the footprint size of the current design and	
Store to C	cause the transaction failure due to footprint overflow.	
:	·	
:		
:		
Store to D		
Load from A		
tend. 0		
II-5.Mem.17 Processor P1 performs Load a	and Stores from/to memory location A in trar	nsactional mode
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 fails. Value of A is not changed.
tbegin. 0	Initial values of the source register used by Store and of location A are different.	onangea.
beq	by Store and or location A are unicient.	
Store to A		
Load from A		
Disallowed Instruction		
tend. 0		
II-5.Mem.18 Processor P1 performs Load a	and Stores from/to memory location A in tran	nsactional mode and in suspended mode
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 fails. Value of A is not changed.
tbegin. 0	Initial values of the source registers used by Stores and of location A are different.	enangea.
beq	by clores and criseagon was amerena.	
Store to A		
Load from A		
tsr. 0		
Store to A		
tsr. 1		
tend. 0		
II-5.Mem.19 Processor P1 performs Load a mode	and Stores from/to memory locations A and	B in transactional mode and in suspended
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 succeeds.
tbegin. 0	Initial values of the source registers used by Stores and of locations A and B are	P1 loads from A and B new values stored
beq	different.	by the preceding Stores.
Store to A		

Instruction sequence	Observability preconditions	Expected results	
Load from A	A and B memory location belongs to	, , , , , , , , , , , , , , , , , , ,	
tsr. 0	different Transaction Conflict Granule		
Store to B			
Load from B			
tsr. 1			
tend. 0			
II-5.Mem.20 Processor P1 performs Load a invalidated while P1 is in suspended mode	and Stores from/to memory location A in tran	nsactional mode. Translation path of A is	
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 fails. Value of A is not	
tbegin. 0	Initial values of the source register used by Store and of location A are different.	changed.	
beq			
Store to A	tlbie invalidates translation path of A.		
Load from A			
tsr. 0			
tlbie			
tsr. 1			
tend. 0			
II-5.Mem.21 Processor P1 performs Load a	and Stores from/to Cache Inhibited memory	location A in transactional mode.	
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 fails. Value of A is not	
tbegin. 0	Initial values of the source register used by Store and of location A are different.	changed.	
beq			
Store to A	Memory attributes of A are set to the following values:		
Load from A	Cache Inhibited		
tend. 0			
II-5.Mem.22 Processor P1 performs Load a	and Stores from/to Write Through memory lo	cation A in transactional mode.	
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 fails. Value of A is not	
tbegin. 0	Initial values of the source register used by Store and of location A are different.	changed.	
beq			
Store to A	Memory attributes of A are set to the following values		
Load from A	Write Through		
tend. 0			
II-5.Mem.23 Processor P1 performs Load and Stores from/to Not Coherent memory location A in transactional mode.			
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 fails. Value of A is not	
tbegin. 0	Initial values of the source register used by Store and of location A are different.	changed.	
beq			
Store to A	Memory attributes of A are set to the following values		
Load from A	Not Memory Coherent		
tend. 0			

Instruction sequence	Observability preconditions	Expected results	
II-5.Mem.24 Processor P1 performs Loa	d and Stores from/to Cache Inhibited memory	location A in suspended mode.	
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 succeeds. Values of A and B are updated by the corresponding	
tbegin. 0	Initial values of the source register used	Stores.	
beq	by Stores and of locations A and B are different.		
Store to B	Memory attributes of A are set to the		
Load from B	following values:		
tsr. 0	Cache Inhibited		
Store to A	Memory attributes of B are set to the following values:		
Load from A	Not Write Through		
tsr. 1	Not Cache InhibitedMemory Coherent		
tend. 0	, , , , , , , , , , , , , , , , , , , ,		
II-5.Mem.25 Processor P1 performs Loa	d and Stores from/to Write Through memory le	ocation A in suspended mode.	
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 succeeds. Values of A	
tbegin. 0	Initial values of the source register used by Store and of location A are different.	and B are updated by the corresponding Stores.	
beq	Memory attributes of A are set to the		
Store to B	following values		
Load from B	Write Through		
tsr. 0	Memory attributes of B are set to the		
Store to A	following values:		
Load from A	Not Write ThroughNot Cache Inhibited		
tsr. 1	Memory Coherent		
tend. 0			
II-5.Mem.26 Processor P1 performs Loa	d and Stores from/to Not Coherent memory lo	cation A in suspended mode.	
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 succeeds. Values of A and B are updated by the corresponding	
tbegin. 0	Initial values of the source register used by Store and of location A are different.	Stores.	
beq			
Store to B	Memory attributes of A are set to the following values		
Load from B	Not Memory Coherent		
tsr. 0	Memory attributes of B are set to the		
Store to A	following values:		
Load from A	Not Write ThroughNot Cache Inhibited		
tsr. 1	Memory Coherent		
tend. 0			
II-5.Mem.27 Processor P1 performs Load from memory location A in transactional mode and a cache block invalidation instruction in suspended mode.			
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 fails.	
tbegin. 0	Cache Block Invalidation instruction		
beq	accesses the cache block containing A		

Instruction sequen		Observability preconditions	Expected results
Load from A		Observability preconditions	Expected results
tsr. 0			
Cache Block Invalidation			
tsr. 1			
tend. 0			
II-5.Mem.28 Processinstruction.	sor P1 performs Load f	rom memory location A in transactional mod	le. P2 performs a cache block invalidation
<u>P1</u>	<u>P2</u>	Initial state of P1 is Non-transactional.	Transaction of P1 fails.
tbegin. 0	Cache Block Invalidation	Cache Block Invalidation instruction	
beq	dation	accesses the cache block containing A	
Load from A			
tend. 0			
II-5.Mem.29 Process	sor P1 performs Load f	rom memory location A in transactional mod	le and dcbst instruction in suspended mode.
<u>P1</u>		Initial state of P1 is Non-transactional.	Transaction of P1 succeeds.
tbegin. 0		dcbst instruction accesses the cache	
beq		block containing A.	
Load from A			
tsr. 0			
dcbst			
tsr. 1			
tend. 0			
II-5.Mem.30 Process instruction.	sor P1 performs Load f	rom memory location A in transactional mod	le. P2 performs a cache block invalidation
<u>P1</u>	<u>P2</u>	Initial state of P1 is Non-transactional.	Transaction of P1 succeeds.
tbegin. 0	dcbst	dcbst instruction accesses the cache	
beq		block containing A.	
Load from A			
tend. 0			
II-5.Mem.31 Process	sor P1 performs Store	to memory location A in transactional mode	and dcbst instruction in suspended mode.
<u>P1</u>		Initial state of P1 is Non-transactional.	Transaction of P1 fails. Value of A is unchanged.
tbegin. 0		Initial values of the source register used by Store and of location A are different.	anonangeu.
beq			
Store to A		dcbst instruction accesses the cache block containing A.	
tsr. 0			
dcbst			
tsr. 1			
tend. 0			

Instruction sequence	Observability preconditions	Expected results
II-5.Mem.32 Processor P1 performs Store instruction.	to memory location A in transactional mode.	P2 performs a cache block invalidation
<u>P1</u> <u>P2</u>	Initial state of P1 is Non-transactional.	Transaction of P1 fails. Value of A is unchanged.
tbegin. 0 dcbst	Initial values of the source register used by Store and of location A are different.	unchangeu.
beq	dcbst instruction accesses the cache	
Store to A	block containing A.	
tend. 0		
II-5.Mem.33 Processor P1 performs Load a non-transactional mode.	and Reserve from memory location A in tran	sactional mode and Store Conditional in
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 succeeds.
tbegin. 0	Initial values of the source register used by Store Conditional and of location A are	Store Conditional fails.
beq	different.	Value of A is unchanged.
Iwarx from A		
tend. 0		
stwcx. to A		
II-5.Mem.34 Processor P1 performs Load transactional mode.	and Reserve from memory location A in non-	-transactional mode and Store Conditional in
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 succeeds.
lwarx from A	Initial values of the source register used	Store Conditional fails.
tbegin. 0	by Store Conditional and of location A are different.	Value of A is unchanged.
beq		
stwcx. to A		
tend. 0		
II-5.Mem.35 Processor P1 performs Load suspended mode.	and Reserve from memory location A in tran	sactional mode and Store Conditional in
<u>P1</u>	Initial state of P1 is Non-transactional.	Transaction of P1 succeeds.
tbegin. 0	Initial values of the source register used	Store Conditional fails.
beq	by Store Conditional and of location A are different.	Value of A is unchanged.
lwarx from A		
tsr. 0		
stwcx. to A		
tsr. 1		
tend. 0		
II-5.Mem.36 Processors P1 and P2 perforr tional mode.	n Loads and Stores from/to memory location	A. P1 performs the accesses in transac-
<u>P1</u> <u>P2</u>	Initial state of P1 and P2 is Non-transac-	If the transaction of P1 succeeds then the
tbegin. 0 Load from A	tional.	Load of P1 loads from A the value stored by its last Store instruction, while P2 loads
beq	Initial values of the source registers used by Stores are all different.	from A either its initial value or the value stored by the last Store of P1.
Store to A x 10	Initial values of the source registers used	If the transaction of P1 fails then P2 loads
Load from A	by Stores and of location A are different.	from A its initial value.

Instruction sequence	e	Observability preconditions	Expected results
tend. 0			
II-5.Mem.37 Process nested transactions is		and Stores from/to memory locations A, B a	and C in transactional mode. One of the
<u>P1</u>		Initial state of P1 is Non-transactional.	All the transactions fail. The values of A, B
tbegin. 0		Initial values of the source registers used by Stores are all different.	and C are unchanged.
beq		Initial values of the source registers used	
Store to A x 10		by Stores and of locations A, B and C are	
Load from A		different.	
tbegin. 0			
beq			
Store to B x 10			
Load from B			
tbegin. 0			
beq			
Store to C x 10			
Load from C			
Transaction Abort			
tend. 0			
tend. 0			
tend. 0			
II-5.Mem.38 Process Instructions in suspe		and Stores from/to memory location A in tran	nsactional mode and one of the Disallowed
<u>P1</u>		Initial state of P1 is Non-transactional.	Transaction of P1 succeeds. Value of A is updated by its Store instruction.
tbegin. 0		Initial values of the source register used by Store and of location A are different.	upuated by its store instruction.
beq		sy store and or location 7 tare uniorent.	
Store to A			
Load from A			
tsr. 0			
Disallowed Instruction			
tsr. 1			
tend. 0			
II-5.Mem.39 Process tlbie that invalidates t		rom memory location A in Rollback-only trar	nsactional mode. Processor P2 performs
	<u>P2</u>	Initial state of P1 is Non-transactional.	Transaction of P1 succeeds.
tbegin. 1	tlbie of A		
beq			
Load from A			
tend. 0			

Instruction sequence	Observability preconditions	Expected results		
II-5.Mem.40 Processor P1 performs tend.	II-5.Mem.40 Processor P1 performs tend. instruction in suspended mode			
<u>P1</u>	Initial state of P1 is Non-transactional.	TM Bad Thing type Program Interrupt		
tbegin. 0		occurs.		
beq				
tsr. 0				
tend. 0				
tsr. 1				
tend. 0				
II-5.Mem.41 Processor P1 performs tend. instruction in non-transactional mode				
P1 Initial state of P1 is	The tend. instruction is treated as a no-op.			
Non-transactional.				

13. Time Base (Chapter II.6)

The following scenarios verify correct implementation of the Time Base facility described in Power ISA Book II Chapter 6.

Instruction sequence		Observability preconditions	Expected results
II-6.TimeBase.1		ion sequences: mfspr Rx,268 and the 32-bit Time Base value the test loop:	equivalent produce a monotonically
load Rx with a loo mtctr Rx mfspr Rx,268 loop: mfspr Ry,268 cmpd cr0,Rx,Ry bgt cr0,error mr Rx,Ry bdnz loop	op count	Within a single thread, rapidly read the Time Base in a loop.	For any two sequential 64-bit Time Base values; N and N+1 N <= N+1 i.e. the next time base value should be the greater than or equal to the previous value.
II-6.TimeBase.2	privileged code (F	ne Base clocks at a consistent and constant Hypervisor or Operation system) can initialize SA 2.07B Book III section 7.2.1.	
With multiple threads of e on multiple cores and or s atomically the next seque the shared array, then rea and store the value in tha element.	sockets, Allocate ential element of ad the time base	Initialize a shared spin-lock to the locked state and initialize the shared array to zeros and the shared index to the first element of the array. Start the multiple test threads where each threads waits on the shared spin-lock until the controlling thread starts the test and releases the spin-lock. The multiple threads terminate when the shared index exceeds the size of the shared array.	After the shared array is sequentially filled with time base values from multiple threads of execution, Verify that for each sequence pair of time base values N and N+1, N <= N+1 i.e. the next time base value should be the greater than or equal to the previous value.



Note

See Chapter 20, "Timer Facilities (Chapter III.7)" [308] for tests associated with the Time Base facilities.

14. Event-Based Branch Facility (Chapter II.7)

Below are the scenarios that verify correct implementation of the Event-Based Branch Facility as described in the Power ISA Book II Chapter 7.

Instruction sequence		Observability preconditions	Expected results
II-7.Branch.1	Processor P1 per	forms rfebb	
P1 rfebb S			BESCR[GE] register field gets the value of the S operand. MSR[TS] register field gets the value of the BESCR[TS] bit.
II-7.Branch.2	Use mtspr to set t from EBB	the EBB Return Address, execute the Return	n from EBB instruction and verify the return
Obtain access to the Efacilities. Intialize the EBBHR to event_handler: Program the PMU to of for 10000, and set MN Performance Monitor Branch Enable (EBE) Update (mtspr) the BEGlobal Enable (GE) and Monitor Event-Based (PME) to '1' Loop while (ebbrr_sa) After the loop exits exebbrr_sa and ebbcr_s	to the address of count cycle event MCR0 bit 43: Event-Based ESCRU to set nd Performance Exception Enable == 0); amine the	BESCR bit 30 (EE) = 1 BESCR is 00, GE is disabled, PME is disabled, TS and PMEO are 0. A static dword EBBRR save area (ebbrr_sa) is initialized to 0 (NULL) A static dword EBBCR save area (ebbcr_sa) is initialized to 0 An event_handler code sequence exist that will; obtain addressability to the ebbrr_sa and ebbcr_sa, retrieve the EBBRR via mfspr and store the value into the ebbrr_sa dword, retrieve the EBBCR via mfspr and store the value into the ebbcr_sa dword, return control via rfebb 0	



Note

In privileged mode, the ebbrr, ebbcr and pmu facilities are available.

In user mode, issue a system call to get access to the facilities. For more details see the IBM Power Architecture Facilities Library project on github https://github.com/paflib/paflib and the associated Event Based Branching Overview, ABI, and API.

See Section 19.1.1, "FSCR Facility Enable (FE)" [247] and Section 19.1.2, "HFSCR Facility Enable (FE)" [248] for additional tests associated with the Event-Based Branch Facility (EBB).

Part III. Scenarios for Compliance Testing - Operating Environment (Book III)

This section describes the scenarios required for compliance testing the Operating Environment (Book III). The methodology and guidelines specified in Chapter 2, "Power ISA - OpenPOWER Profile Test Harness and Test Suite" [2] apply to all of the scenarios in this Part.

15. Logical Partitioning (LPAR) and Thread Control (Chapter III.2)

Table of Contents

15.1. Processor Compatibility Register (PCR)

Architecture sections:

– III.2.5 Processor Compatibility Register (PCR)

Scenario groups:

- Availability of Transactional Memory instructions
- Availability of Transactional Memory SPRs

15.1.1. Availability of Transactional Memory instructions

Guideline: t he scenarios in this group are instruction-driven scenarios. Each scenario should be tested for every instruction in the list of **Instructions tested**, unless otherwise stated in the scenario

Instructions tested	Compliance conditions	Expected result	
III.2.6.Instr.7 Transactional Memory instructions are treated as illegal instructions when PCR _{V2.07} and PCR _{V2.06} are set to 1 in problem state			
Transactional Memory instructions	PCR _{V2.07} = 1	Treated as an illegal instruction	
	PCR _{V2.06} = 1		
	MSR _{PR} = 1		
III.2.6.Instr.9 Transactional Memory instructions are available when PCR _{V2.07} and PCR _{V2.06} are set to 0 in problem state			
Representative of Transactional Memory	PCR _{V2.07} = 0	Correct instruction behavior	
instructions	PCR _{V2.06} = 0		
	MSR _{PR} = 1		
III.2.6.Instr.12 Transactional Memory instructions are available when PCR _{V2.07} and PCR _{v2.06} are set to 1 not in problem state			
Representative of Transactional Memory	PCR _{V2.07} = 1	Correct instruction behavior	
instructions	PCR _{V2.06} = 1		
	MSR _{PR} = 0		

15.1.2. Availability of Transactional Memory SPRs

Guideline: Access to an SPR means execution of any instruction that accesses an SPR.

Instruction sequence	Compliance conditions	Expected result		
III.2.6.SPR.3 Transactional Memory facility SPRs are treated as if they were not defined for the implementation, when PCR _{V2.07} and PCR _{V2.06} are set to 1 in problem state				
Access to an SPR	The designated SPR is a Transactional Memory facility SPR PCR _{V2.07} = 1	Instruction behaves as if the designated SPR is not defined for the implementation		
	$PCR_{V2.06} = 1$ $MSR_{PR} = 1$			
III.2.6.SPR.6 Transactional Memo	ry facility SPRs are available when PCR _{V2.07} and F	PCR _{V2.06} are set to 0 in problem state		
Access to an SPR	The designated SPR is a Transactional Memory facility SPR	Correct instruction behavior		
	PCR _{V2.07} = 0			
	PCR _{V2.06} = 0			
	MSR _{PR} = 1			
III.2.6.SPR.9 Transactional Memo	ry facility SPRs are available when PCR _{V2.07} and F	PCR _{V2.06} are set to 1 not in problem state		
Access to an SPR	The designated SPR is a Transactional Memory facility SPR	Correct instruction behavior		
	PCR _{V2.07} = 1			
	PCR _{V2.06} = 1			
	MSR _{PR} = 0			

16. Branch Facility (Chapter III.3)

Table of Contents

16.1.	Machine State Register (MSR)	195
16.2.	Transaction state transitions	196
16.3.	System linkage instructions	198
16.4.	Power-Saving Mode Instruction	199

16.1. Machine State Register (MSR)

Architecture sections:

III.3.2.1 Machine State Register

Scenario groups:

Available categories

16.1.1. Available categories

Guideline: Access to an SPR means execution of any instruction that accesses an SPR.

Instruction sequence	Compliance conditions	Expected result		
III.3.2.1.Category.1 When MSR _{TM} =0 the thread cannot execute any Transactional Memory instructions				
Representative of Transactional Memory instructions	MSR _{TM} = 0	Treated as an illegal instruction		
III.3.2.1.Category.2 When MSR_{TM} =0 the th	nread cannot access any Transactional Mem	nory registers		
Access to an SPR	The designated SPR is a Transactional Memory facility SPR	Instruction behaves as if the designated SPR is not defined for the implementation		
	MSR _{TM} = 0			
III.3.2.1.Category.3 When MSR _{TM} =1 the th	nread can execute Transactional Memory ins	structions		
Representative of Transactional Memory instructions	MSR _{TM} = 1	Correct instruction behavior		
INSTRUCTIONS	No other register has made the Transactional Memory facility unavailable			
III.3.2.1.Category.4 When MSR _{TM} =1 the th	III.3.2.1.Category.4 When MSR _{TM} =1 the thread can access Transactional Memory registers			
Access to an SPR	The designated SPR is a Transactional Memory facility SPR	Correct instruction behavior		
	MSR _{TM} = 1			
	No other register has made the Transactional Memory facility unavailable			
III.3.2.1.Category.5 When MSR _{TM} =1 and PCR _{V2.07} = PCR _{V2.06} =1, the instructions and facilities in the Transactional Memory category are unavailable in problem state				
Representative of Transactional Memory instructions	MSR _{TM} = 1	Treated as an illegal instruction		
III ISU UCUOTIS	PCR _{V2.07} = 1			
	PCR _{V2.06} = 1			

Instruction sequence	Compliance conditions	Expected result		
	MSR _{PR} = 1			
III.3.2.1.Category.6 When $MSR_{TM} = 0$ and F tions	$PCR_{V2.07} = PCR_{V2.06} = 0$, the thread cannot e	execute any Transactional Memory instruc-		
Representative of Transactional Memory	MSR _{TM} = 0	Treated as an illegal instruction		
instructions	PCR _{V2.07} = 0			
	PCR _{V2.06} = 0			
III.3.2.1.Category.7 When MSR _{VEC} =0 the t	hread cannot execute any vector instruction	is .		
Representative of Vector instructions	MSR _{VEC} =0	Treated as an illegal instruction		
III.3.2.1.Category.8 When MSR _{VEC} =1 the thread can execute vector instructions unless they have been made unavailable by some other register				
Representative of Vector instructions	MSR _{VEC} =1	Correct instruction behavior		
III.3.2.1.Category.9 When MSR _{VSX} =0 the t	III.3.2.1.Category.9 When MSR _{VSX} =0 the thread cannot execute any VSX instructions			
Representative of VSX instructions	MSR _{VSX} =0	Treated as an illegal instruction		
III.3.2.1.Category.10 When MSR _{VSX} =1 the	thread can execute VSX instructions			
Representative of VSX instructions	MSR _{VSX} =1	Correct instruction behavior		
III.3.2.1.Category.11 When $MSR_{FP} = 0$ the t	III.3.2.1.Category.11 When MSR _{FP} =0 the thread cannot execute any floating-point instructions			
Representative of Floating-Point instructions	MSR _{FP} =0	Treated as an illegal instruction		
III.3.2.1.Category.12 When MSR _{FP} =1 the thread can execute floating-point instructions				
Representative of Floating-Point instructions	MSR _{FP} =1	Correct instruction behavior		

16.2. Transaction state transitions

Architecture sections:

III.3.2.2 State Transitions Associated with the Transactional Memory Facility

Scenario groups:

Transaction state transitions requested by instructions

16.2.1. Transaction state transitions requested by instructions

Instructions that update MSR_{TS} and MSR_{TM}: rfebb rfid rfscv hrfid mtmsrd

Input MSR_{TS}, Input MSR_{TM}: the MSR_{TS} and MSR_{TM} values supplied by

- BESCR for rfebb (just the TS value)
- SRR1 for rfid
- HSRR1 for hrfid
- register RS for mtmsrd

Note: when the **Compliance conditions** specify *Input MSR*_{TM} = x this means that the value of MSR_{TM} can be either 0 or 1. In this case, the value of MSR_{TM} in the **Expected result** is also denoted x, and must be the same as the x value in the **Compliance conditions**.

Instruction sequence	Compliance conditions	Expected result	
III.3.2.2.Trans.1 In Non-Transactional state with Transactional Memory disabled, enabling/disabling Transactional Memory		ng/disabling Transactional Memory	

MSR _{TS} MSR _{TM} = 000 before instruction	MSR _{TS} = 00
Input MSR _{TS} = 00	$MSR_{TM} = x$
Input MSR _{TM} = x	
rith Transactional Memory disabled, attemp	ting to transition to a different state
MSR _{TS} MSR _{TM} = 000 before instruction execution	MSR _{TS} MSR _{TM} = 000
Input MSR _{TS} != 00	TM Bad Thing type Program interrupt is generated
nsactional Memory disabled, attempting to	transition to Non-transactional state using
MSR _{TS} MSR _{TM} = 010 before instruction execution	MSR _{TS} MSR _{TM} = 010
Input MSR _{TS} = 00	
Input MSR _{TM} = 0	
insactional Memory disabled, attempting to	transition to Non-transactional state using
MCD MCD 040 before instruction	MCD MCD 010
execution	MSR _{TS} MSR _{TM} = 010
Input MSR _{TS} = 00	TM Bad Thing type Program interrupt is generated
Input MSR _{TM} = 0	
unsactional Memory disabled, enabling Tran	nsactional Memory while transitioning to
$MSR_{TS} MSR_{TM} = 010$ before instruction execution	MSR _{TS} MSR _{TM} = 101
Input MSR _{TS} = 10	
Input MSR _{TM} = 1	
nsactional Memory disabled, enabling/disa	bling Transactional Memory
execution	MSR _{TS} = 01
Input MSR _{TS} = 01	$MSR_{TM} = x$
Input MSR _{TM} = x	
nsactional Memory disabled, attempting ar	n illegal transition
MSR _{TS} MSR _{TM} = 010 before instruction execution	MSR _{TS} MSR _{TM} = 010
Input MSR_{TS} MSR_{TM} not one of 000, 101, 01x	TM Bad Thing type Program interrupt is generated
rith Transactional Memory enabled, enablin	g/disabling Transactional Memory
$MSR_{TS} MSR_{TM} = 001$ before instruction execution	$MSR_{TS} = 00$
Input MSR _{TS} = 00	$MSR_{TM} = x$
Input MSR _{TM} = x	
rith Transactional Memory enabled, attempt	ting to transition to a different state
MSR _{TS} MSR _{TM} = 001 before instruction execution	MSR _{TS} = 00
-xeculion	
	in Transactional Memory disabled, attempting to execution input MSR_{TS} MSR _{TM} = 000 before instruction execution input MSR_{TS} != 00 Insactional Memory disabled, attempting to execution input MSR_{TS} != 00 Insactional Memory disabled, attempting to execution input MSR_{TS} = 00 Input MSR_{TS} = 00 Input MSR_{TM} = 010 before instruction execution Input MSR_{TS} MSR _{TM} = 010 before instruction execution Input MSR_{TS} = 00 Input MSR_{TS} = 00 Input MSR_{TS} = 10 Insactional Memory disabled, enabling Transactional Memory disabled, enabling/disabled, enabling/d

Instruction sequence	Compliance conditions	Expected result	
		TM Bad Thing type Program interrupt is generated	
III.3.2.2.Trans.10 In Transactional state wit or transition to a different state	h Transactional Memory enabled, any attem	pt to enable/disable Transactional Memory	
Representative of <i>Instructions that update</i>		MSR _{TS} = 00	
MSR_{TS} and MSR_{TM}	execution	MSR _{TM} = 1	
III.3.2.2.Trans.11 In Suspended state with	Fransactional Memory enabled, transitioning	to Transactional state	
Representative of <i>Instructions that update</i>	1	MSR _{TS} = 10	
$ MSR_{TS} $ and MSR_{TM}	execution	MSR _{TM} = 1	
	Input $MSR_{TS} = 10$		
	Input $MSR_{TM} = 1$		
III.3.2.2.Trans.12 In Suspended state with	2.2.Trans.12 In Suspended state with Transactional Memory enabled, enabling/disabling Transactional Memory		
Representative of <i>Instructions that update</i>		MSR _{TS} = 01	
MSR_{TS} and MSR_{TM}	execution	MSR _{TM} = x	
	Input $MSR_{TS} = 01$		
	Input $MSR_{TM} = x$		
III.3.2.2.Trans.13 In Suspended state with	Transactional Memory enabled, attempting a	an illegal transition	
Representative of <i>Instructions that update</i>	MSR _{TS} MSR _{TM} = 011 before instruction execution	MSR _{TS} = 01	
MSR_{TS} and MSR_{TM}		MSR _{TM} = 0	
	Input $MSR_{TS} MSR_{TM}$ not one of 101, 01x	TM Bad Thing type Program interrupt is generated	
III.3.2.2.Trans.14 Attempt to set MSR _{TS} to	Ob11 (reserved value)		
Representative of Instructions that update MSR_{TS} and MSR_{TM}	Input MSR _{TS} = 11	TM Bad Thing type Program interrupt is generated	

16.3. System linkage instructions

Architecture sections:

• III.3.3.1 System Linkage Instructions

Scenario groups:

Return from interrupt

16.3.1. Return from interrupt

Instructions tested	Compliance conditions	Expected result
III.3.3.1.Return.1 Correct computation of th	e next instruction for return from interrupt, in	64-bit mode
rfid	The new MSR value does not cause any exceptions	NIA = SRR0 _{0:61} 0b00
	SF=1 in the new MSR value	
III.3.3.1.Return.2 Correct computation of the next instruction for return from interrupt, in 32-bit mode		32-bit mode
rfid	The new MSR value does not cause any exceptions	NIA = ³² 0 SRR0 _{32:61} 0b00
	SF=0 in the new MSR value	

Instructions tested	Compliance conditions	Expected result	
III.3.3.1.Return.3 Correct computation of the next instruction for hypervisor return from interrupt, in 64-bit mode			
hrfid	The new MSR value does not cause any exceptions	NIA = HSRR0 _{0:61} 0b00	
	SF=1 in the new MSR value		
III.3.3.1.Return.4 Correct computation of th	e next instruction for hypervisor return from	interrupt, in 32-bit mode	
hrfid	The new MSR value does not cause any exceptions	NIA = ³² 0 HSRR0 _{32:61} 0b00	
	SF=0 in the new MSR value		
III.3.3.1.Return.5 Correct computation of the next instruction for return from system call vectored, in 64-bit mode			
rfscv	The new MSR value does not cause any exceptions	NIA = LR _{0:61} 0b00	
	SF=1 in the new MSR value		
III.3.3.1.Return.6 Correct computation of the next instruction for return from system call vectored, in 32-bit mode			
rfscv	The new MSR value does not cause any exceptions	NIA = ³² 0 LR _{32:61} 0b00	
	SF=0 in the new MSR value		

16.4. Power-Saving Mode Instruction

Architecture sections:

III.3.3.2.2 Entering and Exiting Power-Saving Mode

Scenario groups:

- Entering power-saving mode
- Exiting power-saving mode

Power-saving mode instruction: stop

<u>Instruction sequence for entering power-saving mode:</u> the instruction sequence following the guidelines specified in Section III.3.3.2.2 of the architecture specification, executed with the *power-saving mode instruction*.

16.4.1. Entering power-saving mode

Instruction sequence	Compliance conditions	Expected result
III.3.3.2.2.Enter.1 Entering power-saving mode		
Instruction sequence for entering power-saving mode		Correct instruction behavior

16.4.2. Exiting power-saving mode

<u>Exceptions that cause exit from power-saving mode without Machine Check</u>: System Reset, Decrementer, External, Hypervisor Maintenance

Instruction sequence	Compliance conditions	Expected result
III.3.3.2.2.Exit.1 Exiting power-saving mode with exception other than Machine Check		

Instruction sequence	Compliance conditions	Expected result
Any instruction that may cause the relevant exceptions	The thread is in power-saving mode before executing the instruction sequence One of the exceptions that cause exit from power-saving mode without Machine Check occurs	A System Reset interrupt is generated The contents of SRR1 indicate the type of exception that caused exit from power- saving mode
III.3.3.2.2.Exit.2 Exiting power-saving mode with a Machine Check exception		
Any instruction that may cause a Machine Check exception	The thread is in power-saving mode before executing the instruction sequence A Machine Check exception occurs	A Machine Check interrupt is generated

17. Fixed-Point Facility (Chapter III.4)

Table of Contents

17.1. Fixed-Point Facility Registers	201
17.2. Fixed-Point Load and Store Caching Inhibited Instructions	
17.3. OR Instruction	203
17.4. Transactional Memory Instructions	203
17.5. Move To/From System Register Instructions	204

17.1. Fixed-Point Facility Registers

Architecture sections:

- III.4.3.7 Program Priority Register
- III.4.3.8 Problem State Priority Boost Register

Scenario groups:

Program Priority Register (PPR) and Problem State Priority Boost Register (PSPB)

17.1.1. Program Priority Register (PPR) and Problem State Priority Boost Register (PSPB)

Instruction sequence	Compliance conditions	Expected result	
III.4.3.7.Prio.1 Problem state programs may set PPR _{PRI} to values in the range of 0b001 to 0b100			
Any instruction that attempts to set the value of PPR _{PRI}	The program is in problem state	PPR _{PRI} = the designated value	
Total of the party	The designated value is in the range of 0b001 to 0b100		
III.4.3.7.Prio.2 For all priorities except 0b10 level, the PRI field remains unchanged	01, if a problem state program attempts to se	et a value that is not allowed for its privilege	
Any instruction that attempts to set the value of PPR _{PRI}	The program is in problem state	PPR _{PRI} is unchanged	
value of PPK _{PRI}	The designated value is greater than 0b101		
	The PSPB register does not allow the value 0b101 for problem state programs		
	III.4.3.7.Prio.3 If a problem state program attempts to set its priority value to 0b101 when this priority value is not allowed for problem state programs, the priority is set to 0b100.		
Any instruction that attempts to set the	The program is in problem state	PPR _{PRI} = 0b100	
value of PPR _{PRI}	The designated value is 0b101		
	The PSPB register does not allow the value 0b101 for problem state programs		
III.4.3.7.Prio.4 Privileged programs may also set values in the range of 0b101 to 0b110			
Any instruction that attempts to set the value of PPR _{PRI}	The program is in privileged state	PPR _{PRI} = the designated value	
Tage St. 1 (SPR)	The designated value is in the range of 0b101 to 0b110		

Instruction sequence	Compliance conditions	Expected result	
III.4.3.7.Prio.5 If a privileged program attempts to set a value that is not allowed for its privilege level, the PRI field remains unchanged			
Any instruction that attempts to set the	The program is in problem state	PPR _{PRI} is unchanged	
value of PPR _{PRI}	The designated value is 0b111		
III.4.3.7.Prio.6 Hypervisor software may als	so set 0b111		
Any instruction that attempts to set the	The program is in hypervisor state	PPR _{PRI} = the designated value	
value of PPR _{PRI}	The designated value is 0b111		
II.4.3.7.Prio.7 A problem state program is able to set the program priority to medium high only when the PSPB of the thread ontains a non-zero value			
Any instruction that attempts to set the	The program is in problem state	PPR _{PRI} = the designated value	
value of PPR _{PRI}	The designated value is 0b101		
	PSPB contains a non-zero value		

17.2. Fixed-Point Load and Store Caching Inhibited Instructions

Architecture sections:

III.4.4.1 Fixed-Point Load and Store Caching Inhibited Instructions

Scenario groups:

- Conditions for instruction execution
- Correct instruction execution

17.2.1. Conditions for instruction execution

<u>Fixed-Point Load and Store Caching Inhibited Instructions:</u> Ibzcix Ihzcix Iwzcix Idcix stbcix sthcix stwcix stdcix

Instruction sequence	Compliance conditions	Expected result
III.4.4.1 Cond.1 Fixed-Point Load and Store Caching Inhibited instructions must be executed only when MSR _{DR} = 0		
Store Caching Inhibited Instructions T ir b	MSR _{DR} != 0 The storage location specified by the instruction is not in storage specified by the Hypervisor Real Mode Storage Control facility to be treated as non-Guarded	A Data Storage interrupt is generated
III.4.4.1 Cond.2 For Fixed-Point Load and Store Caching Inhibited instructions, the storage location specified by the instructions must not be in storage specified by the Hypervisor Real Mode Storage Control facility to be treated as non-Guarded		
Representative of Fixed-Point Load and Store Caching Inhibited Instructions	MSR _{DR} = 0 The storage location specified by the instruction is in storage specified by the Hypervisor Real Mode Storage Control facility to be treated as non-Guarded	A Data Storage interrupt is generated
II.4.4.1 Cond.3 The storage access caused by these instructions is performed as though the specified storage location is Caching nhibited and Guarded.		

Instruction sequence	Compliance conditions	Expected result
Representative of Fixed-Point Load and Store Caching Inhibited Instructions		No copy of the accessed locations is placed into the caches only the storage location specified by the instruction is accessed
III.4.4.1 Cond.4 These instructions are hypervisor privileged		
Representative of Fixed-Point Load and Store Caching Inhibited Instructions	MSR _{HV} = 0	A Privileged Instruction type Program interrupt is generated

17.2.2. Correct instruction execution

<u>Fixed-Point Load and Store Caching Inhibited Instructions:</u> Ibzcix Ihzcix Iwzcix Idcix stbcix sthcix stwcix stdcix

Guidelines:

- Each scenario in this group should be tested for every instruction in the Instructions tested list
- Each scenario in this group should be tested in both Big-Endian and Little-Endian mode

Instructions tested	Compliance conditions	Expected result
III.4.4.1 Correct.1 Fixed-Point Load and Store Caching Inhibited instructions behave correctly		
Fixed-Point Load and Store Caching Inhibited Instructions		Correct instruction behavior

17.3. OR Instruction

Architecture sections:

III.4.4.2 OR Instruction

Scenario groups:

Setting priority levels

17.3.1. Setting priority levels

Instruction sequence	Compliance conditions	Expected result	
III.4.4.2.OR.1 The or Rx,Rx,Rx instruction	can be used to set PPR _{PRI} to medium high p	priority	
or R5, R5, R5	The program is in privileged state, or in problem state with PSPB allowing priority value 0b101	PPR _{PRI} = 101	
III.4.4.2.OR.2 The or Rx,Rx,Rx instruction of	III.4.4.2.OR.2 The or Rx,Rx,Rx instruction can be used to set PPR _{PRI} to high priority		
or R3, R3, R3	The program is in privileged state	PPR _{PRI} = 110	
III.4.4.2.OR.3 The or Rx,Rx,Rx instruction can be used to set PPR _{PRI} to very high priority			
or R7, R7, R7	The program is in hypervisor state	PPR _{PRI} = 111	

17.4. Transactional Memory Instructions

Architecture sections:

III. 4.4.3 Transactional Memory Instructions

Scenario groups:

· Transactional Memory privileged instructions

17.4.1. Transactional Memory privileged instructions

Instruction sequence	Compliance conditions	Expected result
III. 4.4.3.Priv.1 If an attempt is made to execute treclaim. in Non-transactional state, a TM Bad Thing type Program interrupt will be generated		
treclaim.	MSR _{TS} = 00	a TM Bad Thing type Program interrupt is generated
III. 4.4.3.Priv.2 The treclaim. and trechkpt. i	nstructions are privileged	
Representative of: treclaim. trechkpt.	The program is in problem state	A Privileged Instruction type Program interrupt is generated
III. 4.4.3.Priv.3 If an attempt is made to execute trechkpt. in Transactional or Suspended, a TM Bad Thing type Program interrupt will be generated		
trechkpt.	$MSR_{TS} = 01$, or $MSR_{TS} = 10$	a TM Bad Thing type Program interrupt is generated
III. 4.4.3.Priv.4 If an attempt is made to execute trechkpt. when TEXASR _{FS} = 0, a TM Bad Thing type Program interrupt will be generated		
trechkpt.	TEXASR _{FS} = 0	a TM Bad Thing type Program interrupt is generated

17.5. Move To/From System Register Instructions

Architecture sections:

- III.4.4.4 Move To/From System Register Instructions
- III.6.2.12 Hypervisor Facility Status and Control Register

Scenario groups:

- Correct behavior of mtspr and mfspr
- Special cases of mtspr
- Special cases of mfspr
- Move to/from Performance Monitor SPRs
- mtmsr, mtmsrd, mfmsr

The following definitions refer to **Figure 18. SPR encodings** in section **III. 4.4.4 Move To/From System Register Instructions**.

SPRs that are hypervisor-privileged for mtspr: SPRs marked hypv in the Privileged-mtspr column

SPRs that are not defined for mtspr: SPRs marked "-" in the Privileged-mtspr column

SPRs that are hypervisor-privileged for mfspr: SPRs marked hypv in the Privileged-mfspr column

SPRs that are not defined for mfspr: SPRs marked "-" in the Privileged-mfspr column

17.5.1. Correct behavior of mtspr and mfspr

Guidelines:

Each scenario in this group should be tested for each SPR listed in Figure 18. SPR encodings. SPR_{test} denotes the tested SPR

Each scenario in this group, for each SPR_{test} , should be tested in all privilege states: problem, privileged non-hypervisor, and hypervisor. $State_{test}$ denotes the privilege state

Instruction sequence	Compliance conditions	Expected result		
III.4.4.4.Move.1 The designated SPR is acc	III.4.4.4.Move.1 The designated SPR is accessed correctly by mtspr in the specified privilege state			
mtspr	The designated SPR is SPR _{test} The privilege state is State _{test}	Correct behavior for mtspr applied to SPR _{test} in state State _{test} , according to Figure 18. SPR encodings		
III.4.4.4.Move.2 The designated SPR is accessed correctly by mfspr in the specified privilege state				
mfspr	The designated SPR is SPR _{test} The privilege state is State _{test}	Correct behavior for mfspr applied to SPR _{test} in state State _{test} , according to Figure 18. SPR encodings		

17.5.2. Special cases of mtspr

Instruction sequence	Compliance conditions	Expected result	
III.4.4.4.mtspr.1 For mtspr, SPRs TBL and TBU are treated as separate 32-bit registers; setting one leaves the other unaltered			
mtspr	The designated SPR is TBL or TBU	The remaining 32 bits of Time Base are unchanged	
III.4.4.4.mtspr.2 Execution of mtsp $MSR_{PR} = 1$	r specifying a privileged SPR causes a Privileged I	nstruction type Program interrupt when	
mtspr	spr ₀ = 1	A Privileged Instruction type Program	
	MSR _{PR} = 1	interrupt is generated	
III.4.4.4.mtspr.3 Execution of mtsp when $MSR_{HVPR} = 0b00$ and LPCF	r specifying a hypervisor-privileged SPR causes a R _{EVIRT} = 0.	Privileged Instruction type Program interrupt	
mtspr	The designated SPR is in SPRs that are hypervisor-privileged for mtspr	A Privileged Instruction type Program interrupt is generated	
	MSR _{HV PR} = 0b00		
	LPCR _{EVIRT} = 0		
III.4.4.4.mtspr.3b Execution of mts when MSR _{HV PR} = 0b00 and LPCF	pr specifying a hypervisor-privileged SPR causes a R _{EVIRT} = 1.	a Hypervisor Emulation Assistance interrupt	
mtspr	The designated SPR is in SPRs that are hypervisor-privileged for mtspr	A Hypervisor Emulation Assistance interrupt is generated	
	MSR _{HV PR} = 0b00		
	LPCR _{EVIRT} = 1		
III.4.4.4.mtspr.4 Execution of mtspr specifying an SPR number that is not defined for the implementation, if $spr_0 = 0$ and $MSR_{PR} = 1$			
mtspr	The designated SPR is in SPRs that are not defined for mtspr	A Hypervisor Emulation Assistance interrupt is generated	
	$spr_0 = 0$		
	MSR _{PR} = 1		
III.4.4.4.mtspr.5 Execution of mtspr specifying SPR 0,4,5, or 6 that is not defined for the implementation, if $spr_0 = 0$ and $MSR_{PR} = 0$			
mtspr	The designated SPR is SPR 0,4,5, or 6, and is in SPRs that are not defined for	A Hypervisor Emulation Assistance interrupt is generated	
	mtspr		

Instruction sequence	Compliance conditions	Expected result	
III.4.4.4.mtspr.6 Execution of mtspr specifying an SPR number (not SPR 0,4,5, or 6) that is not defined for the implementation, if $spr_0 = 0$, $MSR_{PR} = 0$, and $LPCR_{EVIRT} = 0$			
mtspr	The designated SPR is not SPR 0,4,5, or 6, and is in SPRs that are not defined for mtspr	No operation	
	$spr_0 = 0$		
	MSR _{PR} = 0		
	LPCR _{EVIRT} = 0		
III.4.4.4.mtspr.6b Execution of mtspr spec $spr_0 = 0$, $MSR_{PR} = 0$, and $LPCR_{EVIRT} = 1$	ifying an SPR number (not SPR 0,4,5, or 6) t	hat is not defined for the implementation, if	
mtspr	The designated SPR is not SPR 0,4,5, or 6, and is in SPRs that are not defined for mtspr	A Hypervisor Emulation Assistance interrupt is generated	
	$spr_0 = 0$		
	MSR _{PR} = 0		
	LPCR _{EVIRT} = 1		
III.4.4.4.mtspr.7 Execution of mtspr specif	ying an SPR number that is not defined for th	he implementation, if $spr_0 = 1$ and $MSR_{PR} = 1$	
mtspr	The designated SPR is in SPRs that are not defined for mtspr	A Privileged Instruction type Program interrupt is generated	
	spr ₀ = 1		
	MSR _{PR} = 1		
III.4.4.4.mtspr.8 Execution of mtspr specifiand LPCR _{EVIRT} = 0	ying an SPR number that is not defined for th	te implementation, if $spr_0 = 1$, $MSR_{PR} = 0$,	
mtspr	The designated SPR is in SPRs that are not defined for mtspr	No operation	
	spr ₀ = 1		
	MSR _{PR} = 0		
	LPCR _{EVIRT} = 0		
III.4.4.4.mtspr.8b Execution of mtspr spectand LPCR _{EVIRT} = 1	ifying an SPR number that is not defined for t	the implementation, if $spr_0 = 1$, $MSR_{PR} = 0$,	
mtspr	The designated SPR is in SPRs that are not defined for mtspr	A Hypervisor Emulation Assistance interrupt is generated	
	spr ₀ = 1		
	MSR _{PR} = 0		
	LPCR _{EVIRT} = 1		
III.4.4.4.mtspr.9 If an attempt is made to execute mtspr specifying a TM SPR in other than Non-transactional state, a TM Bad Thing type Program interrupt is generated			
mtspr	The designated SPR is a TM SPR other than TFHAR	A TM Bad Thing type Program interrupt is generated	
	MSR _{TS} != 10		
III.4.4.4.mtspr.10 If an attempt is made to interrupt is generated	execute mtspr specifying TFHAR in suspend	ed state, a TM Bad Thing type Program	
mtspr	The designated SPR is TFHAR	A TM Bad Thing type Program interrupt is generated	
	MSR _{TS} = 01		

17.5.3. Special cases of mfspr

Instruction sequence	Compliance conditions	Expected result	
III.4.4.4.mfspr.1 Execution of mfspr specifying a privileged SPR causes a Privileged Instruction type Program interrupt when MSR _{PR} =1			
mfspr	spr ₀ = 1	A Privileged Instruction type Program	
	MSR _{PR} = 1	interrupt is generated	
III.4.4.4.mfspr.2 Execution of mfspr specify when $MSR_{HV\ PR}$ = 0b00 and LPCR _{EVIRT} = 0	ing a hypervisor-privileged SPR causes a Pr 0	rivileged Instruction type Program interrupt	
mfspr	The designated SPR is in SPRs that are hypervisor-privileged for mfspr	A Privileged Instruction type Program interrupt is generated	
	MSR _{HV PR} = 0b00		
	LPCR _{EVIRT} = 0		
III.4.4.4.mfspr.2b Execution of mfspr specif when MSR _{HV PR} = 0b00 and LPCR _{EVIRT} = 3	ying a hypervisor-privileged SPR causes a h 1	Hypervisor Emulation Assistance interrupt	
mfspr	The designated SPR is in SPRs that are hypervisor-privileged for mfspr	A Hypervisor Emulation Assistance interrupt is generated	
	MSR _{HV PR} = 0b00		
	LPCR _{EVIRT} = 1		
III.4.4.4.mfspr.3 Execution of mfspr specify	ing an SPR number that is not defined for th	be implementation, if $spr_0 = 0$ and $MSR_{PR} = 1$	
mfspr	The designated SPR is in SPRs that are not defined for mfspr	A Hypervisor Emulation Assistance interrupt is generated	
	$spr_0 = 0$		
	MSR _{PR} = 1		
III.4.4.4.mfspr.4 Execution of mfspr specify	ing SPR 0,4,5 or 6 that is not defined for the	implementation, if $spr_0 = 0$ and $MSR_{PR} = 0$	
mfspr	The designated SPR is SPR 0, 4, 5, or 6 and is in SPRs that are not defined for mfspr	A Hypervisor Emulation Assistance interrupt is generated	
	$spr_0 = 0$		
	MSR _{PR} = 0		
III.4.4.4.mfspr.5 Execution of mfspr specify $spr_0 = 0$, $MSR_{PR} = 0$, and $LPCR_{EVIRT} = 0$	ing an SPR number (not SPR 0,4,5 or 6) that	at is not defined for the implementation, if	
mfspr	The designated SPR is not SPR 0, 4, 5, or 6 and is in SPRs that are not defined for mfspr	No operation	
	$spr_0 = 0$		
	MSR _{PR} = 0		
	LPCR _{EVIRT} = 0		
III.4.4.4.mfspr.5b Execution of mfspr specifying an SPR number (not SPR 0,4,5 or 6) that is not defined for the implementation, if $spr_0 = 0$, $MSR_{PR} = 0$, and $LPCR_{EVIRT} = 1$			
mfspr	The designated SPR is not SPR 0, 4, 5, or 6 and is in SPRs that are not defined for mfspr	A Hypervisor Emulation Assistance interrupt is generated	
	$spr_0 = 0$		
	MSR _{PR} = 0		
	LPCR _{EVIRT} = 1		

Instruction sequence	Compliance conditions	Expected result		
III.4.4.4.mfspr.6 Execution of mfspr specify	III.4.4.4.mfspr.6 Execution of mfspr specifying an SPR number that is not defined for the implementation, if $spr_0 = 1$ and $MSR_{PR} = 1$			
mfspr	The designated SPR is in SPRs that are not defined for mfspr	A Privileged Instruction type Program interrupt is generated		
	$spr_0 = 1$			
	MSR _{PR} = 1			
III.4.4.4.mfspr.7 Execution of mfspr specify and LPCR _{EVIRT} = 0	ing an SPR number that is not defined for th	e implementation, if $spr_0 = 1$, $MSR_{PR} = 0$,		
mfspr	The designated SPR is in SPRs that are not defined for mfspr	No operation		
	$spr_0 = 1$			
	MSR _{PR} = 0			
	LPCR _{EVIRT} = 0			
III.4.4.4.mfspr.7b Execution of mfspr specifying an SPR number that is not defined for the implementation, if $spr_0 = 1$, $MSR_{PR} = 0$, and $LPCR_{EVIRT} = 1$				
mfspr	The designated SPR is in SPRs that are not defined for mfspr	A Hypervisor Emulation Assistance interrupt is generated		
	$spr_0 = 1$			
	MSR _{PR} = 0			
	LPCR _{EVIRT} = 1			

17.5.4. Move to/from Performance Monitor SPRs

Group A: non-privileged read/write Performance Monitor registers: PMC1-PMC6, MMCR0,

MMCR2, MMCRA

Group B: Non-privileged read-only Performance Monitor SPRs: SIER, SIAR, SDAR, MMCR1

Non-Privileged

Non-privileged Performance Monitor registers: the union of Group A and Group B

Instruction sequence	Compliance conditions	Expected result	
	III.6.2.12.PM.1 When HFSCR _{PM} = 0, all non-privileged Performance Monitor SPRs are not available for read (mfspr) in problem state or privileged non-hypervisor state		
mfspr	The designated SPR is in <i>Non-privileged Performance Monitor registers</i> HFSCR _{PM} = 0 The program is in problem state or privileged non-hypervisor state		A Hypervisor Facility Unavailable interrupt is generated
III.6.2.12.PM.2 When MMCR0 $_{PMCC}$ = 00 and HFSCR $_{PM}$ = 1, all non-privileged Performance Monitor SPR are available for read (mfspr) in problem state			nce Monitor SPR are available for read
mfspr	The designated SPR is in <i>Non-privileged Performance Monitor registers</i> MMCR0 _{PMCC} = 00 HFSCR _{PM} = 1 The program is in problem state		The designated SPR is read correctly

Instruction sequence	Compliance conditions	Expected result	
III.6.2.12.PM.3 When MM read (mfspr) in problem s		I HFSCR _{PM} = 1, all non-privileged Performa	nce Monitor SPRs are not available for
mfspr	The designated SPR is in Non-privileged Performance Monitor registers		A Facility Unavailable interrupt is generated
	MMCR0 _{PMCC} = 03	L	
	HFSCR _{PM} = 1		
	The program is in	problem state	
III.6.2.12.PM.4 When MM available for read (mfspr)		HFSCR _{PM} = 1, all non-privileged Performa	nce Monitor SPRs, except for MMCR1, are
mfspr	_	PR is in <i>Non-privileged Performance</i> other than MMCR1	The designated SPR is read correctly
	MMCR0 _{PMCC} = 10)	
	HFSCR _{PM} = 1		
	The program is in	problem state	
III.6.2.12.PM.5 When MM	ICRO _{PMCC} = 10 and	$I ext{ HFSCR}_{PM} = 1$, MMCR1 is not available for	r read (mfspr) in problem state
mfspr	The designated S	PR is MMCR1	A Facility Unavailable interrupt is generated
	MMCR0 _{PMCC} = 10)	eu
	HFSCR _{PM} = 1		
	The program is in	problem state	
III.6.2.12.PM.6 When MM and MMCR1, are availab		HFSCR _{PM} = 1, all non-privileged Performa n problem state	nce Monitor SPRs, except for PMCs 5-6
mfspr	The designated S	PR is in <i>Non-privileged Performance</i> other than PMCs 5-6 and MMCR1	The designated SPR is read correctly
	MMCR0 _{PMCC} = 11		
	HFSCR _{PM} = 1		
	The program is in	problem state	
III.6.2.12.PM.7 When MM state	ICRO _{PMCC} = 11 and	HFSCR _{PM} = 1, PMCs 5-6 and MMCR1 are	not available for read (mfspr) in problem
mfspr	The designated S	PR is PMC5, PMC6, or MMCR1	A Facility Unavailable interrupt is generat-
	MMCR0 _{PMCC} = 11		ed
	HFSCR _{PM} = 1		
	The program is in	problem state	
III.6.2.12.PM.8 Group B F		or SPRs are read-only, and cannot be writter	n in any privilege state
mtspr	1	PR is in Group B: Non-privileged read-only	Instruction behaves as if the designated SPR is not defined for the implementation
	MMCR0 _{PMCC} = 00)	·
	HFSCR _{PM} = 1		
	The program is in	hypervisor state	
III.6.2.12.PM.9 When HFSCR _{PM} = 0, all Group A Performance Monitor SPRs are not available for write (mtspr) in problem state or privileged non-hypervisor state			
mtspr		PR is in Group A: non-privileged read/write itor registers	A Hypervisor Facility Unavailable interrupt is generated

Instruction sequence	Compliance conditions	Expected result	
	HFSCR _{PM} = 0		
	The program is in state	problem state or privileged non-hypervisor	
III.6.2.12.PM.10 When MM (mtspr) in problem state	MCR0 _{PMCC} = 00 ar	nd HFSCR _{PM} = 1, Group A Performance Mo	nitor SPRs are not available for write
mtspr	The designated S Performance Mor	PR is in Group A: non-privileged read/write litor registers	A Hypervisor Emulation Assistance interrupt is generated
	MMCR0 _{PMCC} = 00	0	
	HFSCR _{PM} = 1		
	The program is in	problem state	
III.6.2.12.PM.11 When MM (mtspr) in problem state	MCR0 _{PMCC} = 01 ar	nd HFSCR _{PM} = 1, Group A Performance Mo	nitor SPRs are not available for write
mtspr	The designated S Performance Mor	PR is in Group A: non-privileged read/write hitor registers	A Facility Unavailable interrupt is generated
	MMCR0 _{PMCC} = 03	1	
	HFSCR _{PM} = 1		
	The program is in	problem state	
III.6.2.12.PM.12 When Mit problem state	MCR0 _{PMCC} = 10 ar	nd HFSCR _{PM} = 1, Group A Performance Mo	nitor SPRs are available for write (mtspr) in
mtspr	The designated S Performance Mor	PR is in Group A: non-privileged read/write itor registers	The designated SPR is written correctly
	MMCR0 _{PMCC} = 10)	
	HFSCR _{PM} = 1		
	The program is in	problem state	
III.6.2.12.PM.13 When MN available for write (mtspr)		nd HFSCR _{PM} = 1, Group A Performance Mo	nitor SPRs, except for PMCs 5-6, are
mtspr		PR is in <i>Group A: non-privileged read/write nitor registers</i> , other than PMC5 or PMC6	The designated SPR is written correctly
	MMCR0 _{PMCC} = 11	L	
	HFSCR _{PM} = 1		
	The program is in	problem state	
III.6.2.12.PM.14 When MMCR0 _{PMCC} = 11 and HFSCR _{PM} = 1, PMCs 5-6 are not available for write (mtspr) in problem state			
mtspr	The designated S	PR is PMC5 or PMC6	A Facility Unavailable interrupt is generated
	MMCR0 _{PMCC} = 11	L	- Cu
	HFSCR _{PM} = 1		
	The program is in	problem state	

17.5.5. mtmsr, mtmsrd, mfmsr

<u>Illegal transaction state transition:</u> illegal transitions listed in Table 3 in section **III.3.2.2 State Transitions Associated with the Transactional Memory Facility**

Guideline: each scenario in this group should be tested for every instruction in the **Instructions tested** list

Instructions tested	Compliance conditions	Expected result	
III.4.4.4.MSR.1 Correct instruction execution	on		
mtmsr mtmsrd mfmsr		Correct instruction behavior	
III.4.4.4.MSR.2 These instructions are privi	leged		
mtmsr mtmsrd mfmsr	MSR _{PR} = 1	A Privileged Instruction type Program interrupt is generated	
III.4.4.4.MSR.3 If mtmsrd attempts to cause an illegal transaction state transition, a TM Bad Thing type Program interrupt is generated			
mtmsrd	The instruction attempts to cause an Illegal transaction state transition	A TM Bad Thing type Program interrupt is generated	
III.4.4.4.MSR.4 When TM is disabled by the PCR, if mtmsrd attempts to cause a transition to Problem state with an active transaction, a TM Bad Thing type Program interrupt is generated			
mtmsrd	TM is disabled by the PCR The instruction attempts to cause a transition to Problem state with an active transaction	A TM Bad Thing type Program interrupt is generated	

18. Storage Control (Chapter III.5)

Table of Contents

18.1. Hypervisor Real and Virtual Real Addressing Modes	212
18.2. Radix Tree Translation	213
18.3. Virtual Address Generation	226
18.4. Virtual to Real Translation	227
18.5. Reference and Change Recording	229
18.6. Storage Protection	231
18.7. Storage Control Instructions	235
18.8. Page Table Update Synchronization Requirements	244

Below are the scenarios that verify correct implementation of the Storage Control mechanism as described in the Power ISA Book III Chapter 5.

All scenarios should be implemented in 32- and 64-bit modes.

The following instruction groups are used in scenarios:

Load: Instructions from Sections 3.3.2, 4.6.2 of Book I.

Store: Instructions from Sections 3.3.3, 4.6.3 of Book I, dcbz

18.1. Hypervisor Real and Virtual Real Addressing Modes

Architecture sections:

- III.5.7.3 Hypervisor Real And Virtual Real Addressing Modes
- III.5.7.6.1 Partition Table
- III.5.7.6.2 Process Table

Instruction sequence	Observability preconditions	Expected results		
III.5.StorageCont.1 Processor P1 accesses	III.5.StorageCont.1 Processor P1 accesses memory locations A and B in Hypervisor Offset Real Mode			
P1 Load from A	MSR[DR] = 0 MSR[HV] = 1	Memory location A and B are updated by the Stores.		
Store to A	Bit 0 of the Effective Address of memory			
Load from B	location A is 0 Bit 0 of the Effective Address of memory			
Store to B	location B is 1 Initial values of the source registers used by Stores and of locations A and B are different.			
III.5.StorageCont.2 Processor P1 performs instruction fetch in Hypervisor Offset Real Mode				
<u>P1</u>	MSR[IR] = 0	The instruction is successfully executed.		
Any arithmetic integer instruction	MSR[HV] = 1			

Instruction sequence	Observability preconditions	Expected results	
	Bit 0 of the instruction Effective Address is 0		
III.5.StorageCont.3 Processor P1 performs	instruction fetch in Hypervisor Offset Real N	∣ Mode	
<u>P1</u>	MSR[IR] = 0	The instruction is successfully executed.	
Any arithmetic integer instruction	MSR[HV] = 1		
	Bit 0 of the instruction Effective Address is 1		
III.5.StorageCont.4 Processor P1 accesses	s memory location A in Virtual Real Mode Ad	Idressing	
<u>P1</u>	MSR[DR] = 0	Memory location A is updated by the Store.	
Load from A	MSR[HV] = 0		
Store to A	MSR[PR] = 0		
	PATE[HR] = 0		
	Initial value of the source register used by Store and of location A are different.		
III.5.StorageCont.5 Processor P1 performs	instruction fetch in Virtual Real Mode Addre	essing	
<u>P1</u>	MSR[IR] = 0	The instruction is successfully executed.	
Any arithmetic integer instruction	MSR[HV] = 0		
	MSR[PR] = 0		
	PATE[HR] = 0		
III.5.StorageCont.6 Processor P1 accesses translation off)	s memory location A in Host Real Address, F	Radix on Radix Mode (Guest OS access with	
<u>P1</u>	MSR[DR] = 0	Memory location A is updated by the Store.	
Load from A	MSR[HV] = 0		
Store to A	MSR[PR] = 0		
	PATE[HR] = 1		
	Memory access is performed with no interrupt.		
	Initial value of the source register used by Store and of location A are different.		
III.5.StorageCont.7 Processor P1 performs instruction fetch in Host Real Address, Radix on Radix Mode (Guest OS access with translation off)			
<u>P1</u>	MSR[IR] = 0	The instruction is successfully executed.	
Any arithmetic integer instruction	MSR[HV] = 0		
	MSR[PR] = 0		
	PATE[HR] = 1		
	Instruction fetch is performed with no interrupt.		

18.2. Radix Tree Translation

Architecture sections:

• III.5.7.5.1 Effective Address Space Structure for Radix-using Partitions

- III.5.7.6.1 Partition Table
- III.5.7.6.2 Process Table
- III.5.7.10 Radix Tree Translation
- III.5.7.11. Translation Process

Instruction sequence	Observability preconditions	Expected results
III.5.7.5.Radix.1 Processor P1 accessstem (LPIDR != 0)	esses memory location A in quadrant 0 (EA _{0:1} =0l	000) for the guest application or guest operating
<u>P1</u>	LPIDR != 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b00	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 0	
	Initial value of the source register used Store and of location A are different.	by
	effPID=PIDR	
	effLPID=LPIDR	
III.5.7.5.Radix.2 Processor P1 perf system (LPIDR != 0)	forms instruction fetch in quadrant 0 (EA _{0:1} =0b00)) for the guest application or guest operating
<u>P1</u>	LPIDR != 0	The instruction is successfully executed.
Any arithmetic	EA _{0:1} =0b00	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 0	
	effPID=PIDR	
	effLPID=LPIDR	
	esses memory location A in quadrant 1 (EA _{0:1} =0les a Data Segment exception (LPIDR != 0)	001) for the guest application or guest operating
<u>P1</u>	LPIDR != 0	Results in Data Segment exception
Load from A	EA _{0:1} =0b01	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 0	
	Initial value of the source register used Store and of location A are different.	by
	effPID=xx	
	effLPID=xx	
	forms instruction fetch in quadrant 1 (EA _{0:1} =0b01 s a Instruction Segment exception (LPIDR != 0)) for the guest application or guest operating
<u>P1</u>	LPIDR != 0	Results in Instruction Segment exception
Any arithmetic	EA _{0:1} =0b01	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	

Instruction sequence	Observability preconditions	Expected results
	MSR[HV] = 0	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.5 Processor P1 accesses m system which is invalid and causes a Data) for the guest application or guest operating
<u>P1</u>	LPIDR != 0	Results in Data Segment exception
Load from A	EA _{0:1} =0b10	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 0	
	Initial value of the source register used by Store and of location A are different.	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.6 Processor P1 performs ins system which is invalid and causes a Instru	struction fetch in quadrant 2 (EA _{0:1} =0b10) for action Segment exception (LPIDR != 0)	r the guest application or guest operating
<u>P1</u>	LPIDR != 0	Results in Instruction Segment exception
Any arithmetic	EA _{0:1} =0b10	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 0	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.7 Processor P1 accesses m system (LPIDR != 0)	emory location A in quadrant 3 (EA _{0:1} =0b11)) for the guest application or guest operating
<u>P1</u>	LPIDR != 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b11	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 0	
	Initial value of the source register used by Store and of location A are different.	
	effPID=0	
	effLPID=LPIDR	
III.5.7.5.Radix.8 Processor P1 performs ins system (LPIDR != 0)	struction fetch in quadrant 3 (EA _{0:1} =0b11) for	the guest application or guest operating
<u>P1</u>	LPIDR != 0	The instruction is successfully executed.
Any arithmetic	EA _{0:1} =0b11	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	

Instruction sequence	Observability preconditions	Expected results
	MSR[HV] = 0	
	effPID=0	
	effLPID=LPIDR	
III.5.7.5.Radix.9 Processor P1 acce	sses memory location A in quadrant 0 (EA $_{0:1}$ =0b00) for the host application (LPIDR != 0)
<u>P1</u>	LPIDR != 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b00	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	Initial value of the source register used by Store and of location A are different.	
	effPID=PIDR	
	effLPID=0	
III.5.7.5.Radix.10 Processor P1 per	forms instruction fetch in quadrant 0 (EA $_{0:1}$ =0b00) f	or the host application (LPIDR != 0)
<u>P1</u>	LPIDR != 0	The instruction is successfully executed.
Any arithmetic integer instructions	EA _{0:1} =0b00	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	effPID=PIDR	
	effLPID=0	
III.5.7.5.Radix.11 Processor P1 account causes a Data Segment except	esses memory location A in quadrant 1 (EA $_{0:1}$ =0b0 tion (LPIDR != 0)	1) for the host application which is invalid
<u>P1</u>	LPIDR != 0	Results in Data Segment exception
Load from A	EA _{0:1} =0b01	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	Initial value of the source register used by Store and of location A are different.	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.12 Processor P1 per causes an Instruction Segment exce	forms instruction fetch in quadrant 1 (EA _{0:1} =0b01) feption (LPIDR != 0)	or the host application which is invalid and
<u>P1</u>	LPIDR != 0	Results in Instruction Segment exception
Any arithmetic	EA _{0:1} =0b01	
integer instructions		

Instruction sequence	Observability preconditions	Expected results
•	PATE[HR]=1	•
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.13 Processor P1 accesses rand causes a Data Segment exception (LF	nemory location A in quadrant 2 (EA _{0:1} =0b1 PIDR != 0)	0) for the host application which is invalid
<u>P1</u>	LPIDR != 0	Results in Data Segment exception
Load from A	EA _{0:1} =0b10	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	Initial value of the source register used by Store and of location A are different.	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.14 Processor P1 performs in causes an Instruction Segment exception (nstruction fetch in quadrant 2 (EA _{0:1} =0b10) f LPIDR != 0)	or the host application which is invalid and
<u>P1</u>	LPIDR != 0	Results in Instruction Segment exception
Any arithmetic	EA _{0:1} =0b10	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.15 Processor P1 accesses r	nemory location A in quadrant 3 (EA _{0:1} =0b1	1) for the host application (LPIDR != 0)
<u>P1</u>	LPIDR != 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b11	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	Initial value of the source register used by Store and of location A are different.	
	effPID=0	
	effLPID=0	

Instruction sequence	Observability preconditions	Expected results
III.5.7.5.Radix.16 Processor P1 p	performs instruction fetch in quadrant 3 (EA _{0:1} =0b11)	for the host application (LPIDR != 0)
<u>P1</u>	LPIDR != 0	The instruction is successfully executed.
Any arithmetic	EA _{0:1} =0b11	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	effPID=0	
	effLPID=0	
III.5.7.5.Radix.17 Processor P1 a (LPIDR != 0)	accesses memory location A in quadrant 0 (EA _{0:1} =0b0	00) for the hypervisor of the host application
<u>P1</u>	LPIDR != 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b00	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	Initial value of the source register used by Store and of location A are different.	
	effPID=PIDR	
	effLPID=0	
III.5.7.5.Radix.18 Processor P1 p (LPIDR != 0)	performs instruction fetch in quadrant 0 (EA _{0:1} =0b00)	for the hypervisor of the host application
<u>P1</u>	LPIDR != 0	The instruction is successfully executed.
Any arithmetic	EA _{0:1} =0b00	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	effPID=PIDR	
	effLPID=0	
III.5.7.5.Radix.19 Processor P1 a or guest operating system (LPIDI	accesses memory location A in quadrant 1 (EA _{0:1} =0b0 R != 0)	01) for the hypervisor of the guest application
<u>P1</u>	LPIDR != 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b01	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	MSR[PR] = 0	

Instruction sequence	Observability preconditions	Expected results
	Initial value of the source register used by Store and of location A are different.	
	effPID=PIDR	
	effLPID=LPIDR	
III.5.7.5.>Radix.20 Processor P1 performs guest operating system (LPIDR != 0)	instruction fetch in quadrant 1 (EA _{0:1} =0b01)	for the hypervisor of the guest application or
<u>P1</u>	LPIDR != 0	The instruction is successfully executed.
Any arithmetic	EA _{0:1} =0b01	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	effPID=PIDR	
	effLPID=LPIDR	
III.5.7.5.Radix.21 Processor P1 accesses r or guest operating system (LPIDR != 0)	nemory location A in quadrant 2 (EA _{0:1} =0b1	0) for the hypervisor of the guest application
<u>P1</u>	LPIDR != 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b10	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	Initial value of the source register used by Store and of location A are different.	
	effPID=0	
	effLPID=LPIDR	
III.5.7.5.Radix.22 Processor P1 performs in guest operating system (LPIDR != 0)	nstruction fetch in quadrant 2 (EA _{0:1} =0b10) f	or the hypervisor of the guest application or
<u>P1</u>	LPIDR != 0	The instruction is successfully executed.
Any arithmetic	EA _{0:1} =0b10	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	effPID=0	
	effLPID=LPIDR	
III.5.7.5.Radix.23 Processor P1 accesses r (LPIDR != 0)	nemory location A in quadrant 3 (EA _{0:1} =0b1	1) for the hypervisor of the host application
<u>P1</u>	LPIDR != 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b11	

Instruction sequence	Observability preconditions	Expected results
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	Initial value of the source register used by Store and of location A are different.	
	effPID=0	
	effLPID=0	
III.5.7.5.Radix.24 Processor P1 perfo (LPIDR != 0)	rms instruction fetch in quadrant 3 (EA _{0:1} =0b11) fo	1
<u>P1</u>	LPIDR != 0	The instruction is successfully executed.
Any arithmetic integer instructions	EA _{0:1} =0b11	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	effPID=0	
	effLPID=0	
	sses memory location A in quadrant 0 (EA _{0:1} =0b0 es a Hypervisor Data Storage exception (LPIDR =	
<u>P1</u>	LPIDR = 0	Results in Hypervisor Data Storage
Load from A	EA _{0:1} =0b00	exception
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 0	
	Initial value of the source register used by Store and of location A are different.	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.26 Processor P1 perfo system which is invalid and causes a	rms instruction fetch in quadrant 0 (EA _{0:1} =0b00) f Hypervisor Instruction Storage exception (LPIDR	or the guest application or guest operating = 0)
<u>P1</u>	LPIDR = 0	Results in Hypervisor Instruction Storage
Any arithmetic	EA _{0:1} =0b00	exception
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 0	
	effPID=xx	
	effLPID=xx	
III E 7 E Dadiy 27 Processor D1 accor	sses memory location A in quadrant 1 (EA _{0:1} =0b0	1) for the guest application or guest operat-

Load from A EA01=0b01 EXTREMENT STORE TO A EA01=0b01 EXEMPT STORE TO A EA01=0b01 EXEMPT STORE TO BE ADDITIONAL STORE AND	Instruction sequence	Observability preconditions	Expected results
EAD = 0001	<u>P1</u>	LPIDR = 0	
MSR[DR] = 1 MSR[HV] = 0 Initial value of the source register used by Store and of location A are different. eff[PID=xx]	Load from A	EA _{0:1} =0b01	ехсериоп
MSR[HV] = 0 Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx effLPI	Store to A	PATE[HR]=1	
Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx LPIDR = 0 Any arithmetic EA0_1=0b01 PATE[HR]=1 MSR[RY] = 1 MSR[RY] = 0 effPID=xx effLPID=xx EA0_1=0b10 PATE[HR]=1 MSR[RY] = 0 Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx ef		MSR[DR] = 1	
Store and of location A are different. effPID=xx effLPID=xx lPIDR = 0 EA _{0.1} =0b01 PATE[HR]=1 MSR[HV] = 0 effPID=xx effLPID=xx eff		MSR[HV] = 0	
effLPID=xx III.5.7.5.Radix.28 Processor P1 performs instruction fetch in quadrant 1 (EA _{0.1} =0b01) for the guest application or guest operating system which is invalid and causes a Hypervisor Instruction Storage exception (LPIDR = 0) LPIDR = 0 LPIDR = 0 LPIDR = 0 EA _{0.1} =0b01 PATE[HR]=1 MSR[HV] = 0 effPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx load from A EA _{0.1} =0b10 Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx	,		
III.5.7.5.Radix.28 Processor P1 performs instruction fetch in quadrant 1 (EA _{0.1} =0b01) for the guest application or guest operating system which is invalid and causes a Hypervisor Instruction Storage exception (LPIDR = 0) Results in Hypervisor Instruction Storage exception (LPIDR = 0) Results in Hypervisor Instruction Storage exception (LPIDR = 0) Results in Hypervisor Instruction Storage exception (LPIDR = 0) Results in Hypervisor Instruction Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Instruction Storage exception (LPIDR = 0) Results in Hypervisor Instruction Storage exception (LPIDR = 0) Results in Hypervisor Instruction Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storag		effPID=xx	
System which is invalid and causes a Hypervisor Instruction Storage exception (LPIDR = 0) Pare [HR] = 1 Any arithmetic miteger instructions PATE[HR] = 1 MSR([HV] = 0 effPID=xx effLPID=xx EA0:1=0b10 PATE[HR] = 1 MSR([HV] = 0 Initial value of the source register used by Store and of location A are different. effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=x e		effLPID=xx	
Any arithmetic integer instructions EA _{0.1} =0b01 PATE[HR]=1 MSR[IN] = 1 MSR[HV] = 0 effPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) EA _{0.1} =0b10 PATE[HR]=1 MSR[HV] = 0 Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx effLPID=xx effLPID=x ILPIDR = 0 EA _{0.1} =0b10 PATE[HR]=1 MSR[HV] = 0 EA _{0.1} =0b10 PATE[HR]=1 MSR[HV] = 0 effPID=xx effLPID=xx			
Any arithmetic integer instructions EA _{0.1} =0b01 PATE[HR]=1 MSR[R] = 1 MSR[HV] = 0 effPID=xx effLPID=xx effLPID=xx	<u>P1</u>	LPIDR = 0	
PATE[HR]=1 MSR[HV] = 0 effPID=xx effLPID=xx III.5.7.5.Radix.29 Processor P1 accesses memory location A in quadrant 2 (EA _{0.1} =0b10) for the guest application or guest operating system which is invalid and causes a Hypervisor Data Storage exception (LPIDR = 0) PATE[HR]=1 MSR[DR] = 1 MSR[DR] = 1 MSR[HV] = 0 Initial value of the source register used by Store and of location A are different. effPID=xx III.5.7.5.Radix.30 Processor P1 performs instruction fetch in quadrant 2 (EA _{0.1} =0b10) for the guest application or guest operating system which is invalid and causes a Hypervisor Instruction Storage exception (LPIDR = 0) P1 Any arithmetic EA _{0.1} =0b10 PATE[HR]=1 MSR[HV] = 0 effPID=xx effLPID=xx	Any arithmetic	EA _{0:1} =0b01	exception
MSR[HV] = 0 effPID=xx effLPID=xx MSR[HV] = 0 effPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Results in Hypervisor Data Storage exception (LPIDR = 0) Initial value of the source register used by Store and of location A are different. effIPID=xx	integer instructions	PATE[HR]=1	
effPID=xx effLPID=xx e		MSR[IR] = 1	
effLPID=xx III.5.7.5.Radix.29 Processor P1 accesses memory location A in quadrant 2 (EA _{0.1} =0b10) for the guest application or guest operating system which is invalid and causes a Hypervisor Data Storage exception (LPIDR = 0) P1		MSR[HV] = 0	
III.5.7.5.Radix.29 Processor P1 accesses memory location A in quadrant 2 (EA _{0.1} =0b10) for the guest application or guest operating system which is invalid and causes a Hypervisor Data Storage exception (LPIDR = 0) P1		effPID=xx	
LPIDR = 0 Load from A EA _{0.1} =0b10 PATE[HR]=1 MSR[DR] = 1 MSR[HV] = 0 Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx effLPID=xx III.5.7.5.Radix.30 Processor P1 performs instruction fetch in quadrant 2 (EA _{0.1} =0b10) for the guest application or guest operating system which is invalid and causes a Hypervisor Instruction Storage exception LPIDR = 0 EA _{0.1} =0b10 PATE[HR]=1 MSR[IR] = 1 MSR[IR] = 1 MSR[IR] = 0 EA _{0.1} =0b10 PATE[HR]=1 MSR[IR] = 1 MSR[IR] = 0 effPID=xx effLPID=xx		effLPID=xx	
Load from A Load from A EA _{0.1} =0b10 PATE[HR]=1 MSR[DR] = 1 MSR[HV] = 0 Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx effLPID=x IN EA _{0.1} =0b10) P1 LPIDR = 0 EA _{0.1} =0b10) P2 LPIDR = 0 EA _{0.1} =0b10 PATE[HR]=1 MSR[IR] = 1 MSR[IR] = 0 exception Results in Hypervisor Data Storage exception Results in Hypervisor Data Storage exception Results in Hypervisor Data Storage exception Results in Hypervisor Data Storage exception Results in Hypervisor Data Storage exception			
Load from A EA _{0:1} =0b10 PATE[HR]=1 MSR[DR] = 1 MSR[HV] = 0 Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx effLPID=xx effLPID=xx LPIDR = 0	<u>P1</u>	T	Results in Hypervisor Data Storage
MSR[DR] = 1 MSR[HV] = 0 Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx effLPID=xx effLPID=xx EffLPID=xx III.5.7.5.Radix.30 Processor P1 performs instruction fetch in quadrant 2 (EA _{0.1} =0b10) for the guest application or guest operating system which is invalid and causes a Hypervisor Instruction Storage exception (LPIDR = 0) P1 Any arithmetic integer instructions EA _{0.1} =0b10 PATE[HR]=1 MSR[IR] = 1 MSR[HV] = 0 effPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx	Load from A	EA _{0:1} =0b10	exception
MSR[HV] = 0 Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx EffLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx III.5.7.5.Radix.30 Processor P1 performs instruction fetch in quadrant 2 (EA _{0:1} =0b10) for the guest application or guest operating system which is invalid and causes a Hypervisor Instruction Storage exception (LPIDR = 0) EA _{0:1} =0b10 PATE[HR]=1 MSR[IR] = 1 MSR[HV] = 0 effPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx	Store to A	PATE[HR]=1	
Initial value of the source register used by Store and of location A are different. effPID=xx effLPID=xx effLPID=xx III.5.7.5.Radix.30 Processor P1 performs instruction fetch in quadrant 2 (EA _{0:1} =0b10) for the guest application or guest operating system which is invalid and causes a Hypervisor Instruction Storage exception (LPIDR = 0) P1 Any arithmetic		MSR[DR] = 1	
Store and of location A are different. effPID=xx effLPID=xx LPIDR = 0 EA _{0:1} =0b10 PATE[HR]=1 MSR[IR] = 1 MSR[HV] = 0 effPID=xx effLPID=xx		MSR[HV] = 0	
effLPID=xx III.5.7.5.Radix.30 Processor P1 performs instruction fetch in quadrant 2 (EA _{0:1} =0b10) for the guest application or guest operating system which is invalid and causes a Hypervisor Instruction Storage exception (LPIDR = 0) P1 Any arithmetic integer instructions PATE[HR]=1 MSR[IR] = 1 MSR[HV] = 0 effPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx		,	
III.5.7.5.Radix.30 Processor P1 performs instruction fetch in quadrant 2 (EA _{0:1} =0b10) for the guest application or guest operating system which is invalid and causes a Hypervisor Instruction Storage exception (LPIDR = 0) P1 LPIDR = 0 EA _{0:1} =0b10 PATE[HR]=1 MSR[IR] = 1 MSR[HV] = 0 effPID=xx effLPID=xx III.5.7.5.Radix.31 Processor P1 accesses memory location A in quadrant 3 (EA _{0:1} =0b11) for the guest application or guest operating system which is invalid and causes a Hypervisor Instruction Storage exception Results in Hypervisor Instruction Storage exception		effPID=xx	
EAD: 1=0 P1 Any arithmetic integer instructions PATE[HR]=1 MSR[HV] = 0 effPID=xx effLPID=xx effLPID=xx effLPID=xx effLPID=xx emerged invalid and causes a Hypervisor Instruction Storage exception (LPIDR = 0) Results in Hypervisor Instruction Storage exception Results in Hypervisor Instruction Storage exception exception Results in Hypervisor Instruction Storage exception exception Instruction Storage exception EA _{0:1} =0b10 PATE[HR]=1 MSR[HV] = 0 effPID=xx effLPID=xx		effLPID=xx	
Any arithmetic integer instructions EA _{0:1} =0b10 PATE[HR]=1 MSR[IR] = 1 MSR[HV] = 0 effPID=xx effLPID=xx effLPID=xx III.5.7.5.Radix.31 Processor P1 accesses memory location A in quadrant 3 (EA _{0:1} =0b11) for the guest application or guest operat-			
Any arithmetic integer instructions $EA_{0:1} = 0b10$ $PATE[HR] = 1$ $MSR[HV] = 0$ $effPID = xx$ $effLPID = xx$ $III.5.7.5.Radix.31 Processor P1 accesses memory location A in quadrant 3 (EA0:1 = 0b11) for the guest application or guest operat-$	<u>P1</u>	LPIDR = 0	
PATE[HR]=1 MSR[IR] = 1 MSR[HV] = 0 effPID=xx effLPID=xx III.5.7.5.Radix.31 Processor P1 accesses memory location A in quadrant 3 (EA _{0:1} =0b11) for the guest application or guest operat-	Any arithmetic integer instructions	EA _{0:1} =0b10	exception
MSR[HV] = 0 effPID=xx effLPID=xx III.5.7.5.Radix.31 Processor P1 accesses memory location A in quadrant 3 (EA _{0:1} =0b11) for the guest application or guest operat-		PATE[HR]=1	
effPID=xx effLPID=xx III.5.7.5.Radix.31 Processor P1 accesses memory location A in quadrant 3 (EA _{0:1} =0b11) for the guest application or guest operat-		MSR[IR] = 1	
effLPID=xx III.5.7.5.Radix.31 Processor P1 accesses memory location A in quadrant 3 (EA _{0:1} =0b11) for the guest application or guest operat-		MSR[HV] = 0	
III.5.7.5.Radix.31 Processor P1 accesses memory location A in quadrant 3 (EA _{0:1} =0b11) for the guest application or guest operat-		effPID=xx	
		effLPID=xx	

Instruction sequence	Observability preconditions	Expected results
<u>P1</u>	LPIDR = 0	Results in Hypervisor Data Storage
Load from A	EA _{0:1} =0b11	exception
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 0	
	Initial value of the source register used by Store and of location A are different.	
	effPID=xx	
	effLPID=xx	
	nstruction fetch in quadrant 3 (EA _{0:1} =0b11) for rvisor Instruction Storage exception (LPIDR	
<u>P1</u>	LPIDR = 0	Results in Hypervisor Instruction Storage
Any arithmetic	EA _{0:1} =0b11	exception
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 0	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.33 Processor P1 accesses I	nemory location A in quadrant 0 (EA _{0:1} =0b0	0) for the host application (LPIDR = 0)
<u>P1</u>	LPIDR = 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b00	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[HV] = 1 MSR[PR] = 1	
	MSR[PR] = 1 Initial value of the source register used by	
	MSR[PR] = 1 Initial value of the source register used by Store and of location A are different.	
III.5.7.5.Radix.34 Processor P1 performs in	MSR[PR] = 1 Initial value of the source register used by Store and of location A are different. effPID=PIDR effLPID=0 estruction fetch in quadrant 0 (EA _{0:1} =0b00) for	
<u>P1</u>	MSR[PR] = 1 Initial value of the source register used by Store and of location A are different. effPID=PIDR effLPID=0 estruction fetch in quadrant 0 (EA _{0:1} =0b00) for LPIDR = 0	or the host application (LPIDR = 0) The instruction is successfully executed.
P1 Any arithmetic	MSR[PR] = 1 Initial value of the source register used by Store and of location A are different. effPID=PIDR effLPID=0 estruction fetch in quadrant 0 (EA _{0:1} =0b00) for	
<u>P1</u>	MSR[PR] = 1 Initial value of the source register used by Store and of location A are different. effPID=PIDR effLPID=0 estruction fetch in quadrant 0 (EA _{0:1} =0b00) for LPIDR = 0	
P1 Any arithmetic	MSR[PR] = 1 Initial value of the source register used by Store and of location A are different. effPID=PIDR effLPID=0 estruction fetch in quadrant 0 (EA _{0:1} =0b00) for LPIDR = 0 EA _{0:1} =0b00	
P1 Any arithmetic	MSR[PR] = 1 Initial value of the source register used by Store and of location A are different. effPID=PIDR effLPID=0 estruction fetch in quadrant 0 (EA _{0:1} =0b00) for LPIDR = 0 EA _{0:1} =0b00 PATE[HR]=1	
P1 Any arithmetic	MSR[PR] = 1 Initial value of the source register used by Store and of location A are different. effPID=PIDR effLPID=0 estruction fetch in quadrant 0 (EA _{0:1} =0b00) for EA _{0:1} =0b00 PATE[HR]=1 MSR[IR] = 1	
P1 Any arithmetic	MSR[PR] = 1 Initial value of the source register used by Store and of location A are different. effPID=PIDR effLPID=0 estruction fetch in quadrant 0 (EA _{0:1} =0b00) for EA _{0:1} =0b00 PATE[HR]=1 MSR[IR] = 1 MSR[HV] = 1	

Instruction sequence	Observability preconditions	Expected results
	cesses memory location A in quadrant 1 ($EA_{0:1}$ =0b	01) for the host application which is invalid
and causes a Data Segment excep	LPIDR = 0	Doculto in Data Cogmont evention
<u>P1</u>		Results in Data Segment exception
Load from A	EA _{0:1} =0b01	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	Initial value of the source register used by Store and of location A are different.	<i>'</i>
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.36 Processor P1 per causes an Instruction Segment exc	forms instruction fetch in quadrant 1 (EA $_{0:1}$ =0b01) ception (LPIDR = 0)	for the host application which is invalid and
<u>P1</u>	LPIDR = 0	Results in Instruction Segment exception
Any arithmetic	EA _{0:1} =0b01	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.37 Processor P1 acc and causes a Data Segment excep	cesses memory location A in quadrant 2 (EA $_{0:1}$ =0b tion (LPIDR = 0)	10) for the host application which is invalid
<u>P1</u>	LPIDR = 0	Results in Data Segment exception
Load from A	EA _{0:1} =0b10	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	Initial value of the source register used by Store and of location A are different.	,
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.38 Processor P1 per causes an Instruction Segment exc	rforms instruction fetch in quadrant 2 (EA _{0:1} =0b10)	for the host application which is invalid and
<u>P1</u>	LPIDR = 0	Results in Instruction Segment exception
Any arithmetic	EA _{0:1} =0b10	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	1	1

Instruction sequence	Observability preconditions	Expected results
	MSR[HV] = 1	
	MSR[PR] = 1	
	effPID=xx	
	effLPID=xx	
III.5.7.5.Radix.39 Processor P1 a	ccesses memory location A in quadrant 3 (EA _{0:1} =0b1	1) for the host application (LPIDR = 0)
<u>P1</u>	LPIDR = 0	Memory location A is updated by the Store
Load from A	EA _{0:1} =0b11	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	Initial value of the source register used by Store and of location A are different.	
	effPID=0	
	effLPID=0	
III.5.7.5.Radix.40 Processor P1 p	erforms instruction fetch in quadrant 3 (EA _{0:1} =0b11) f	or the host application (LPIDR = 0)
<u>P1</u>	LPIDR = 0	The instruction is successfully executed.
Any arithmetic integer instructions	EA _{0:1} =0b11	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 1	
	effPID=0	
	effLPID=0	
III.5.7.5.Radix.41 Processor P1 a (LPIDR = 0)	ccesses memory location A in quadrant 0 (EA _{0:1} =0b0	0) for the hypervisor of the host application
<u>P1</u>	LPIDR = 0	Memory location A is updated by the Store
Load from A	EA _{0:1} =0b00	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	Initial value of the source register used by Store and of location A are different.	
	effPID=PIDR	
	effLPID=0	
	erforms instruction fetch in quadrant 0 (EA _{0:1} =0b00) t	or the hypervisor of the host application
(LPIDR = 0)	I DIDD = 0	The instruction is successfully executed
<u>P1</u>	LPIDR = 0	The instruction is successfully executed.

Instruction sequence	Observability preconditions	Expected results
Any arithmetic integer instructions	EA _{0:1} =0b00	
micgoi monuciono	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	effPID=PIDR	
	effLPID=0	
III.5.7.5.Radix.43 Processor P1 accesse (LPIDR = 0)	s memory location A in quadrant 1 (EA _{0:1} =0b0	1) for the hypervisor of the host application
<u>P1</u>	LPIDR = 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b01	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	Initial value of the source register used by Store and of location A are different.	
	effPID=PIDR	
	effLPID=LPIDR	
III.5.7.5.Radix.44 Processor P1 performs (LPIDR = 0)	s instruction fetch in quadrant 1 (EA $_{0:1}$ =0b01) f	or the hypervisor of the host application
<u>P1</u>	LPIDR = 0	The instruction is successfully executed.
Any arithmetic	EA _{0:1} =0b01	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	effPID=PIDR	
	effLPID=LPIDR	
III.5.7.5.Radix.45 Processor P1 accesse (LPIDR = 0)	s memory location A in quadrant 2 (EA _{0:1} =0b1	0) for the hypervisor of the host application
<u>P1</u>	LPIDR = 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b10	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	Initial value of the source register used by Store and of location A are different.	

Instruction sequence	Observability preconditions	Expected results
	effPID=0	
	effLPID=LPIDR	
III.5.7.5.Radix.46 Processor P1 performs (LPIDR = 0)	nstruction fetch in quadrant 2 (EA _{0:1} =0b10) f	or the hypervisor of the host application
<u>P1</u>	LPIDR = 0	The instruction is successfully executed.
Any arithmetic	EA _{0:1} =0b10	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	effPID=0	
	effLPID=LPIDR	
III.5.7.5.Radix.47 Processor P1 accesses (LPIDR = 0)	memory location A in quadrant 3 (EA _{0:1} =0b1	1) for the hypervisor of the host application
<u>P1</u>	LPIDR = 0	Memory location A is updated by the Store.
Load from A	EA _{0:1} =0b11	
Store to A	PATE[HR]=1	
	MSR[DR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	Initial value of the source register used by Store and of location A are different.	
	effPID=0	
	effLPID=0	
III.5.7.5.Radix.48 Processor P1 performs (LPIDR = 0)	nstruction fetch in quadrant 3 (EA _{0:1} =0b11) fo	or the hypervisor of the host application
<u>P1</u>	LPIDR = 0	The instruction is successfully executed.
Any arithmetic	EA _{0:1} =0b11	
integer instructions	PATE[HR]=1	
	MSR[IR] = 1	
	MSR[HV] = 1	
	MSR[PR] = 0	
	effPID=0	
	effLPID=0	

18.3. Virtual Address Generation

Architecture sections:

• III.5.7.8 Segment Translation Generation

Instruction sequence	Observability preconditions	Expected results
III.5.StorageCont.1 Processor P1 performs	instruction fetch in Translation On mode	
<u>P1</u>	MSR[IR] = 1	The instruction is successfully executed.
Any arithmetic integer instruction	Instruction fetch is performed with no interrupt.	
	Segment Size Selector is set to 0b00 (256 MB)	
	Segment is Executable (N = 0)	
III.5.StorageCont.2 Processor P1 performs	instruction fetch in Translation On mode	
<u>P1</u>	MSR[IR] = 1	The instruction is successfully executed.
Any arithmetic integer instruction	Instruction fetch is performed with no interrupt.	
	Segment Size Selector is set to 0b01 (1 TB)	
	Segment is Executable (N = 0)	
III.5.StorageCont.3 Processor P1 fails to pe	erform instruction fetch in Translation On mo	de
<u>P1</u>	MSR[IR] = 1	Instruction fetch fails.
Any arithmetic integer instruction	Segment Size Selector is set to 0b00 (256 MB)	Instruction Segment Exception occurs.
	Segment is No-execute (N = 1)	The instruction is not executed.
III.5.StorageCont.4 Processor P1 fails to pe	erform instruction fetch in Translation On mo	lde
<u>P1</u>	MSR[IR] = 1	Instruction fetch fails.
Any arithmetic integer instruction	Segment Size Selector is set to 0b01 (1 TB)	Instruction Segment Exception occurs.
	Segment is No-execute (N = 1)	The instruction is not executed.
III E Starago Cont E Processor P1 fails to a	cess memory location A in Translation On r	mada
<u>P1</u>	MSR[DR] = 1	Memory access to A fails.
Load from A	There is no valid SLB entry to translate Effective Address of A.	Data Segment Exception occurs.
Store to A	Initial value of the source register used by Store and of location A are different.	Memory location A is not updated by the Store.
III.5.StorageCont.6 The base page size is 4		<u> </u>
P1	SLBE _{L LP} = 0b000	The instruction is successfully executed.
Load/Store instruction that is translated	The base page size is 4KB	,
using the SLB	MSR[DR] = 1	
III.5.StorageCont.7 The base page size is 6		
P1	SLBE _{LIILP} = 0b101	The instruction is successfully executed.
Load/store instruction that is translated	The base page size is 64KB	,
using the SLB	MSR[DR] = 1	
	โพอเป็นน้ – T	

18.4. Virtual to Real Translation

Architecture sections:

• III.5.7.9 Hashed Page Table Translation

Instruction sequence	Observability preconditions	Expected results
III.5.StorageCont.1 Processor P1 accesses	s memory location A in Translation On mode	
<u>P1</u>	MSR[DR] = 1	Memory location A is updated by the Store.
Load from A	Memory access is performed with no interrupt.	
Store to A	Segment Size Selector is set to 0b00 (256 MB)	
	VA to RA translation is found in Primary PTEG.	
	Page Size is 4K.	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.2 Processor P1 accesses	memory location A in Translation On mode	
<u>P1</u>	MSR[DR] = 1	Memory location A is updated by the Store.
Load from A	Memory access is performed with no interrupt.	
Store to A	Segment Size Selector is set to 0b01 (1 TB)	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.3 Processor P1 accesses	s memory location A in Translation On mode	
<u>P1</u>	MSR[DR] = 1	Memory location A is updated by the Store.
Load from A	Memory access is performed with no interrupt.	
Store to A	Segment Size Selector is set to 0b00 (256 MB)	
	VA to RA translation is found in Secondary PTEG.	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.4 Processor P1 fails to pe	erform instruction fetch in Translation On mo	de
<u>P1</u>	MSR[IR] = 1	Instruction fetch fails.
Any arithmetic integer instruction	Page is No-execute (N = 1)	Instruction Storage Exception occurs.
		The instruction is not executed.
	ccess memory location A in Translation On r	node
<u>P1</u>	MSR[DR] = 1	Memory access to A fails.
Load from A	There is a valid SLB entry to translate Effective Address of A.	Data Storage Exception occurs.
Store to A	There is no valid PTE to translate Virtual Address of A.	Memory location A is not updated by the Store.
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.6 Processor P1 accesses	s memory location A in Translation On mode	
<u>P1</u>	MSR[DR] = 1	Memory location A is updated by the Store.
Load from A	Memory access is performed with no interrupt.	

Instruction sequence	Observability preconditions	Expected results
Store to A	Segment Size Selector is set to 0b00 (256 MB)	
	Page Size is 64K.	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.7 The base page size an	d actual page size are both 4KB	
<u>P1</u>	PTE _L = 0	The instruction is successfully executed.
Load/store instruction that is translated	(The actual page size is 4KB)	Page size is 4KB
using the page table	SLBE _{L LP} = 0b000	
	(The base page size is 4KB)	
	MSR[DR] = 1	
III.5.StorageCont.8 The base page size is	4KB, and the actual page size is 64KB	
<u>P1</u>	PTE _L = 1	The instruction is successfully executed.
Load/store instruction that is translated	SLBE _{L LP} = 0b000	Page size is 64KB
using the page table	((The base page size is 4KB)	
	PTE _{LP} indicates that the actual page size is 64KB	
	MSR[DR] = 1	
III.5.StorageCont.9 The base page size an	d actual page size are both 64KB	
<u>P1</u>	PTE _L = 1	The instruction is successfully executed.
Load/store instruction that is translated using the page table	SLBE _{L LP} = 0b101	Page size is 64KB
using the page table	((The base page size is 64KB)	
	PTE _{LP} indicates that the actual page size is 64KB	
	MSR[DR] = 1	

18.5. Reference and Change Recording

Architecture sections:

III.5.7.12 Reference and Change Recording

Instruction sequence	Observability preconditions	Expected results
III.5.StorageCont.1 Processor P1 accesses	s memory location A in Translation On mode	
<u>P1</u>	MSR[DR] = 1	Memory location A is updated by the Store.
Load from A Store to A	Memory access is performed with no interrupt. Memory access to A crosses the virtual page boundary. Reference and Change Bits in all PTEs that map the Virtual Addresses of A are initialized to 0. Initial value of the source register used by Store and of location A are different.	Reference and Change Bits are updated in all PTEs that map the Virtual Addresses of A.

Instruction sequence	Observability preconditions	Expected results
<u> </u>	Store String Indexed instruction accessing	•
P1	MSR[DR] = 1	Memory location A is not updated by the
Store String Indexed to A	Memory access is performed with no interrupt.	Store. Reference and Change Bits in the PTE that
	Reference and Change Bits in the PTE that maps the Virtual Address of A are initialized to 0.	maps the Virtual Addresses of A are not updated.
	Length field of the XER register is set to 0.	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.3 Processor P1 performs	Store String Indexed instruction accessing	memory location A in Translation On mode
<u>P1</u>	MSR[DR] = 1	Memory location A is updated by the Store.
Store String Indexed to A	Memory access is performed with no interrupt.	Reference and Change Bits in the PTE that maps the Virtual Addresses of A are
	Reference and Change Bits in the PTE that maps the Virtual Address of A are initialized to 0.	successfully updated.
	Length field of the XER register is set to a value other then 0.	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.4 Processor P1 performs	Load String instruction accessing memory I	ocation A in Translation On mode
<u>P1</u>	MSR[DR] = 1	Load target registers are not updated.
Load String from A	Memory access is performed with no interrupt.	Reference Bit in the PTE that maps the Virtual Addresses of A is not updated.
	Reference and Change Bits in the PTE that maps the Virtual Address of A are initialized to 0.	
	Operand length is set to 0.	
III.5.StorageCont.5 Processor P1 performs	Store Conditional instruction accessing mer	mory location A in Translation On mode
<u>P1</u>	MSR[DR] = 1	Memory location A is not updated by the Store.
Store Conditional to A	Memory access is performed with no interrupt.	Reference and Change Bits in the PTE that maps the Virtual Addresses of A are
	Reference and Change Bits in the PTE that maps the Virtual Address of A are initialized to 0.	successfully updated.
	Reservation bit of the reservation granule containing A is not set.	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.6 Processor P1 performs	Store instruction accessing memory locatio	n A in Translation On mode
<u>P1</u>	MSR[DR] = 1	Memory location A is not updated by the
Store to A	Memory access is performed with Alignment Interrupt.	Store. Reference and Change Bits in the PTE
	Reference and Change Bits in the PTE that maps the Virtual Address of A are initialized to 0.	that maps the Virtual Addresses of A are successfully updated.

Instruction sequence	Observability preconditions	Expected results
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.7 Processor P1 perform	s Store Atomic instruction accessing memory	location A in Translation On mode
<u>P1</u>	MSR[DR] = 1	Memory location A is not updated by the Store.
Store Atomic	Memory access is performed with no interrupt. Reference and Change Bits in the PTE that maps the Virtual Address of A are initialized to 0.	Reference and Change Bits in the PTE that maps the Virtual Addresses of A are not updated.
	Invalid function code Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.8 Processor P1 perform	s Store Atomic instruction accessing memory	location A in Translation On mode
<u>P1</u>	MSR[DR] = 1	Memory location A is updated by the Store.
Store Atomic	Memory access is performed with no interrupt. Reference and Change Bits in the PTE that maps the Virtual Address of A are initialized to 0. Valid function code	Reference and Change Bits in the PTE that maps the Virtual Addresses of A are successfully updated.
	Initial value of the source register used by Store and of location A are different.	

18.6. Storage Protection

Architecture sections:

- III.5.7.13 Storage Protection
- III.5.8 Storage Control Attributes

Instruction sequence	Observability preconditions	Expected results
III.5.StorageCont.1 Processor P1 fails to re	ead memory location A in Translation On mo	de
<u>P1</u>	MSR[DR] = 1	Load target register is not updated.
Load from A	The field of the AMR register corresponding to the Key value of the PTE that maps the Virtual Address of A is initialized to 0bX1 (the first bit of the field is initialized to any value, the second bit of the field is initialized to 1).	Data Storage Exception occurs.
III.5.StorageCont.2 Processor P1 fails to w	rite memory location A in Translation On mo	de
<u>P1</u>	MSR[DR] = 1	Memory location A not updated.
Store to A	The field of the AMR register corresponding to the Key value of the PTE that maps the Virtual Address of A is initialized to 0b1X (the first bit of the field is initialized to 1, the second bit of the field is initialized to any value).	Data Storage Exception occurs.
	Initial value of the source register used by Store and of location A are different.	

Instruction sequence	Observability preconditions	Expected results
III.5.StorageCont.3 Processor P1 fails to pe	erform instruction fetch in Translation On mo	de
<u>P1</u>	MSR[IR] = 1	Instruction fetch fails.
Any arithmetic integer instruction	The field of the IAMR register correspond-	Instruction Storage Exception occurs.
Any anumetic integer instruction	ing to the Key value of the PTE that maps	
	the instruction address is initialized to 0b01.	The instruction is not executed.
III.5.StorageCont.4 Processor P1 fails to pe	erform instruction fetch in Translation On mo	de
<u>P1</u>	MSR[IR] = 1	Instruction fetch fails.
Any arithmetic integer instruction	The G bit of the PTE that maps the	Instruction Storage Exception occurs.
	instruction address is initialized to 1.	The instruction is not executed.
III.5.StorageCont.5 Processor P1 fails to re	ad memory location A in Translation On mo	de in privileged state
<u>P1</u>	MSR[DR] = 1	Load target register is not updated.
Load from A	MSR[PR] = 0	Data Storage Exception occurs.
	The Ks field of the SLB entry that maps	
	the Effective Address of A is initialized to 1.	
	The PP field of the PTE that maps the	
	Virtual Address of A is initialized to 0b000 or 0b110.	
III.5.StorageCont.6 Processor P1 fails to pe	erform instruction fetch in Translation On mo	de in privileged state
<u>P1</u>	MSR[IR] = 1	Instruction fetch fails.
Any arithmetic integer instruction	MSR[PR] = 0	Instruction Storage Exception occurs.
	The Ks field of the SLB entry that maps the instruction Effective Address is initialized to 1.	The instruction is not executed.
	The PP field of the PTE that maps the instruction Virtual Address is initialized to 0b000 or 0b110.	
III.5.StorageCont.7 Processor P1 fails to re	ad memory location A in Translation On mo	de in problem state
<u>P1</u>	MSR[DR] = 1	Load target register is not updated.
Load from A	MSR[PR] = 1	Data Storage Exception occurs.
	The Kp field of the SLB entry that maps the Effective Address of A is initialized to 1.	
	The PP field of the PTE that maps the Virtual Address of A is initialized to 0b000 or 0b110.	
III.5.StorageCont.8 Processor P1 fails to po	erform instruction fetch in Translation On mo	de in problem state
<u>P1</u>	MSR[IR] = 1	Instruction fetch fails.
Any arithmetic integer instruction	MSR[PR] = 1	Instruction Storage Exception occurs.
	The Kp field of the SLB entry that maps the instruction Effective Address is initialized to 1.	The instruction is not executed.
	The PP field of the PTE that maps the instruction Virtual Address is initialized to 0b000 or 0b110.	
III.5.StorageCont.9 Processor P1 fails to write memory location A in Translation On mode in privileged state		

Instruction sequence	Observability preconditions	Expected results
<u>P1</u>	MSR[DR] = 1	Memory location A is not updated.
Store to A	MSR[PR] = 0	Data Storage Exception occurs.
	The Ks field of the SLB entry that maps the Effective Address of A is initialized to 0.	
	The PP field of the PTE that maps the Virtual Address of A is initialized to 0b011 or 0b110.	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.10 Processor P1 fails to	write memory location A in Translation On m	ode in privileged state
<u>P1</u>	MSR[DR] = 1	Memory location A is not updated.
Store to A	MSR[PR] = 0	Data Storage Exception occurs.
	The Ks field of the SLB entry that maps the Effective Address of A is initialized to 1.	
	The PP field of the PTE that maps the Virtual Address of A is initialized to one of the following values: 0b000, 0b001, 0b011, 0b110.	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.11 Processor P1 fails to	write memory location A in Translation On m	ode in problem state
<u>P1</u>	MSR[DR] = 1	Memory location A is not updated.
Store to A	MSR[PR] = 1	Data Storage Exception occurs.
	The Kp field of the SLB entry that maps the Effective Address of A is initialized to 0.	
	The PP field of the PTE that maps the Virtual Address of A is initialized to 0b011 or 0b110.	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.12 Processor P1 fails to	write memory location A in Translation On m	ode in problem state
<u>P1</u>	MSR[DR] = 1	Memory location A is not updated.
Store to A	MSR[PR] = 1	Data Storage Exception occurs.
	The Kp field of the SLB entry that maps the Effective Address of A is initialized to 1.	
	The PP field of the PTE that maps the Virtual Address of A is initialized to one of the following values: 0b000, 0b001, 0b011, 0b110.	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.13 Processor P1 fails to write memory location A in Host Real Address, Radix on Radix Mode (Guest OS access with translation off)		

Instruction sequence	Observability preconditions	Expected results
<u>P1</u>	MSR[DR] = 0	Memory location A is not updated by the Store.
Store to A	MSR[HV] = 0	
	MSR[PR] = 0	Hypervisor Data Storage Exception occurs.
	PATE[HR] = 1	
	Radix Tree Page Table Entry [EAA2]=Read/Write = 0	
	Initial value of the source register used by Store and of location A are different.	
III.5.StorageCont.14 Processor P1 fails with translation off)	to perform instruction fetch in Host Real Addre	ss, Radix on Radix Mode (Guest OS access
<u>P1</u>	MSR[IR] = 0	Instruction fetch fails.
Any arithmetic integer instruction	MSR[HV] = 0	Hypervisor Instruction Storage Exception
	MSR[PR] = 0	occurs.
	PATE[HR] = 1	The instruction is not executed.
	The G bit is set. Radix Tree Page Table Entry [58:59] Att Attributes = 0b10 (equivalent WIMG value = 0111 non- idempotent I/O)	
III.5.StorageCont.15 Processor P1 fails with translation off)	to perform instruction fetch in Host Real Addre	ss, Radix on Radix Mode (Guest OS access
<u>P1</u>	MSR[IR] = 0	Instruction fetch fails.
Any arithmetic integer instruction	MSR[HV] = 0	Hypervisor Instruction Storage Exception
	MSR[PR] = 0	occurs.
	PATE[HR] = 1	The instruction is not executed.
	Radix Tree Page Table Entry [EAA3] = Execute = 0	
III.5.StorageCont.16 Processor P1 succ access with translation off) (the AMR re	essfully reads memory location A in Host Real gister value is ignored)	Address, Radix on Radix Mode (Guest OS
<u>P1</u>	MSR[IR] = 0	Target register of Load is updated.
Load from A	MSR[HV] = 0	
	MSR[PR] = 0	
	PATE[HR] = 1	
	The field of the AMR register corresponding to the Key value of the PTE that maps the Virtual Address of A is initialized to 0bX1 (the first bit of the field is initialized to any value, the second bit of the field is initialized to 1).	
	to access memory location A in Virtual Real Mo	1
<u>P1</u>	MSR[DR] = 0	Target register of Load is not updated.
Load from A	MSR[HV] = 0	Hypervisor Data Storage Exception occurs.
	MSR[PR] = 0	
	PATE[HR] = 0	

Instruction sequence	Observability preconditions	Expected results
	Software should specify PTEB = 0b01 for all Page Table Entries that map the VRMA	
	The PP field of the PTE that maps the instruction Virtual Address is initialized to 0b011 or 0b110.	
III.5.StorageCont.18 Processor P1 fails to p	perform instruction fetch in Virtual Real Mode	e Addressing
<u>P1</u>	MSR[IR] = 0	Instruction fetch fails.
Any arithmetic integer instruction	MSR[HV] = 0	Hypervisor Instruction Storage Exception
	MSR[PR] = 0	occurs.
	PATE[HR] = 0	The instruction is not executed.
	Software should specify PTEB = 0b01 for all Page Table Entries that map the VRMA	
	The PP field of the PTE that maps the instruction Virtual Address is initialized to 0b011 or 0b110.	

18.7. Storage Control Instructions

Architecture sections:

• III.5.9 Storage Control Instructions

Instruction sequence	Observability preconditions	Expected results
III.5.StorageCont.1 Processor P1 successfully performs slbie instruction		
<u>P1</u>	MSR[DR] = 1	The SLB entry specified by the slbie operand is invalidated ($V = 0$)
slbie	MSR[IR] = 1	operand is invalidated (v = 0)
	MSR[HV] = 0	
	MSR[PR] = 0	
	The V bit of the SLB entry specified by the slbie operand is initialized to 1.	
	There is only one SLB entry that matches the contents of the slbie operand.	
III.5.StorageCont.1a Processor P1 successfully performs slbieg instruction in priveleged non-hypervisor state		
<u>P1</u>	MSR[DR] = 1	For each thread with LPIDR=target_LPID and PIDR=target_PID, the matching SLB
slbieg	MSR[IR] = 1	entry is invalidated (V = 0)
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{GTSE} = 1	
	The V bit of the matching SLB entries specified by the slbieg are initialized to 1.	
	There is only one SLB entry per thread that matches and is not software created.	
III.5.StorageCont.1b Processor P1 successfully performs slbieg instruction in priveleged hypervisor state		

Instruction sequence	Observability preconditions	Expected results
<u>P1</u>	MSR[DR] = 1	For each thread with LPIDR=target_LPID
slbieg	MSR[IR] = 1	and PIDR=target_PID, the matching SLB entry is invalidated (V = 0)
	MSR[HV] = 1	
	MSR[PR] = 0	
	LPCR _{GTSE} = 0	
	The V bit of the matching SLB entries specified by the slbieg are initialized to 1.	
	There is only one SLB entry per thread that matches and is not software created.	
III.5.StorageCont.2 Processor P1 successf	ully performs slbia instruction for IH = 0b000	, 0b001, 0b010, 0b110
<u>P1</u>	MSR[DR] = 1	All SLB entries except SLB entry 0 are invalidated (V = 0).
slbia (test each case for IH = 0b000, 0b001, 0b010, 0b110)	MSR[IR] = 1	invalidated (v = 0).
oboot, oboto, obito)	MSR[HV] = 0	
	MSR[PR] = 0	
	The V bit of all SLB entries is initialized to 1.	
III.5.StorageCont.2a Processor P1 success	sfully performs slbia instruction for IH = 0b01	1
<u>P1</u>	MSR[DR] = 1	All SLB entries with $SLBE_{Class} = 1$ are invalidated (V = 0).
slbia (for IH = 0b011)	MSR[IR] = 1	invalidated (v = 0).
	MSR[HV] = 0	
	MSR[PR] = 0	
	The V bit of all SLB entries is initialized to 1.	
III.5.StorageCont.2b Processor P1 success	fully performs slbia instruction for IH = 0b10	00
<u>P1</u>	MSR[DR] = 1	All SLB entries are invalidated ($V = 0$).
slbia (for IH = 0b100)	MSR[IR] = 1	
	MSR[HV] = 0	
	MSR[PR] = 0	
	The V bit of all SLB entries is initialized to 1.	
	fully performs slbiag instruction in privelege	
<u>P1</u>	MSR[DR] = 1	All matching SLB entries are invalidated (V = 0).
slbiag	MSR[IR] = 1	,
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{GTSE} = 1	
	The V bit of the SLB entries specified by the slbiag are initialized to 1.	
III.5.StorageCont.2d Processor P1 success	sfully performs slbiag instruction in privelege	d hypervisor state
<u>P1</u>	MSR[DR] = 1	All matching SLB entries are invalidated (V = 0).
slbiag	MSR[IR] = 1	-

Instruction sequence	Observability preconditions	Expected results
	MSR[HV] = 1	
	MSR[PR] = 0	
	LPCR _{GTSE} = 0	
	The V bit of the SLB entries specified by the slbiag are initialized to 1.	
III.5.StorageCont.3 Processor P1 successf	ully performs slbmte instruction for LPCR _{UPF}	_{RT} = 0
<u>P1</u>	MSR[DR] = 1	The target SLB entry is updated.
slbmte	MSR[IR] = 1	
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 0	
	The target SLB entry and the source RS and RB registers are initialized to different values.	
III.5.StorageCont.3a Processor P1 success	sfully performs slbmte instruction for LPCR _{UI}	P _{RT} = 1
<u>P1</u>	MSR[DR] = 1	The target SLB entry is updated.
slbmte	MSR[IR] = 1	
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 1	
	Value of index is 0, 1, 2, or 3	
	The target SLB entry and the source RS and RB registers are initialized to different values.	
III.5.StorageCont.4 Processor P1 successf	ully performs slbmfev instruction for LPCR _{UF}	PRT = 0
<u>P1</u>	MSR[DR] = 1	The target RT register is updated.
slbmfev	MSR[IR] = 1	
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 0	
	The source SLB entry, the source RB register and the target RT register are initialized to different values.	
	The source SLB entry is initialized as valid (V=1).	
III.5.StorageCont.4a Processor P1 success	sfully performs slbmfev instruction for LPCR _L	JPRT = 1
<u>P1</u>	MSR[DR] = 1	The target RT register is updated.
slbmfev	MSR[IR] = 1	
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 1	

Instruction sequence	Observability preconditions	Expected results
	Value of index is 0, 1, 2, or 3	
	The source SLB entry, the source RB register and the target RT register are initialized to different values.	
	The source SLB entry is initialized as valid (V=1).	
III.5.StorageCont.5 Processor P1 successf	ully performs slbmfev instruction for LPCR $_{ m UF}$	_{PRT} = 0 with invalid entry (V=0)
<u>P1</u>	MSR[DR] = 1	The contents of the target RT register is set
slbmfev	MSR[IR] = 1	to zero.
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 0	
	The source SLB entry, the source RB register and the target RT register are initialized to different values.	
	The source SLB entry is initialized as invalid (V=0).	
III.5.StorageCont.5a Processor P1 success	sfully performs slbmfev instruction for LPCR	JPRT = 1 with invalid entry (V=0)
<u>P1</u>	MSR[DR] = 1	The contents of the target RT register is set to zero.
slbmfev	MSR[IR] = 1	to 2610.
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 1	
	Value of index is 0, 1, 2, or 3	
	The source SLB entry, the source RB register and the target RT register are initialized to different values.	
	The source SLB entry is initialized as invalid (V=0).	
III.5.StorageCont.6 Processor P1 successf	ully performs slbmfee instruction for LPCR _{UF}	PRT = 0
<u>P1</u>	MSR[DR] = 1	The contents of the target RT register is
slbmfee	MSR[IR] = 1	updated.
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 0	
	The source SLB entry, the source RB register and the target RT register are initialized to different values.	
	The source SLB entry is initialized as valid (V=1).	
III.5.StorageCont.6a Processor P1 success	sfully performs slbmfee instruction for LPCR	_{JPRT} = 1
<u>P1</u>	MSR[DR] = 1	The contents of the target RT register is updated.
slbmfee	MSR[IR] = 1	upualeu.

Instruction sequence	Observability preconditions	Expected results
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 1	
	Value of index is 0, 1, 2, or 3	
	The source SLB entry, the source RB register and the target RT register are initialized to different values.	
	The source SLB entry is initialized as valid (V=1).	
III.5.StorageCont.7 Processor P1 success	fully performs slbmfee instruction for LPCR _{UF}	PRT = 0 with invalid entry (V=0)
<u>P1</u>	MSR[DR] = 1	The contents of the target RT register is set
slbmfee	MSR[IR] = 1	to zero.
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 0	
	The source SLB entry, the source RB register and the target RT register are initialized to different values.	
	The source SLB entry is initialized as invalid (V=0).	
III.5.StorageCont.7a Processor P1 succes	sfully performs slbmfee instruction for $LPCR_l$	_{UPRT} = 1 with invalid entry (V=0)
<u>P1</u>	MSR[DR] = 1	The contents of the target RT register is set to zero.
slbmfee	MSR[IR] = 1	2510.
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 1	
	Value of index is 0, 1, 2, or 3	
	The source SLB entry, the source RB register and the target RT register are initialized to different values.	
	The source SLB entry is initialized as invalid (V=0).	
III.5.StorageCont.8 Processor P1 success	fully performs slbfee instruction for LPCR _{UPR}	T = 0
<u>P1</u>	MSR[DR] = 1	The contents of the target RT register is
sibfee	MSR[IR] = 1	updated.
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 0	
	One valid SLB entry is initialized to translate the Effective Address specified by the RB register.	
III 5 StorageCont 0 Processor P1 success	fully performs slbfee instruction for LPCR _{UPR}	_T = 0

Instruction sequence	Observability preconditions	Expected results
<u>P1</u>	MSR[DR] = 1	The contents of the target RT register is set
slbfee	MSR[IR] = 1	to zero.
	MSR[HV] = 0	
	MSR[PR] = 0	
	LPCR _{UPRT} = 0	
	There is no valid SLB entry that translates the Effective Address specified by the RB register.	
III.5.StorageCont.10 Processor P1 success R=0 (HPT translations)	sfully performs tlbie instruction IS=0 (Invalida	ate VA), RIC=0, PRS=0 (partition-scoped),
<u>P1</u>	MSR[DR] = 1	All valid partition-scoped TLB entries in all
tlbie IS=0, RIC=0, PRS=0, R=0	MSR[IR] = 1	threads of P1 matching the LPID and the Virtual Address specified by the RS and RB
	MSR[HV] = 0	registers are invalidated.
	MSR[PR] = 0	
	The V bit of the partition-scoped TLB entries matching the LPID and the Virtual Address specified by the RS and RB registers are initialized to 1.	
III.5.StorageCont.10a Processor P1 succe R=1 (Radix Tree translations)	ssfully performs tlbie instruction IS=0 (Invalid	date VA), RIC=0, PRS=0 (partition-scoped),
<u>P1</u>	MSR[DR] = 1	All valid partition-scoped TLB entries in all
tlbie IS=0, RIC=0, PRS=0, R=1	MSR[IR] = 1	threads of P1 matching the LPID and the Virtual Address specified by the RS and RB
	MSR[HV] = 0	registers are invalidated.
	MSR[PR] = 0	
	The V bit of the partition-scoped TLB entries matching the LPID and the Virtual Address specified by the RS and RB registers are initialized to 1.	
III.5.StorageCont.10b Processor P1 succe R=1 (Radix Tree translations)	ssfully performs tlbie instruction IS=0 (Invalid	date VA), RIC=0, PRS=1 (process-scoped),
<u>P1</u>	MSR[DR] = 1	All valid process-scoped TLB entries in all
tlbie IS=0, RIC=0, PRS=1, R=1	MSR[IR] = 1	threads of P1 matching the LPID, the PID and the Virtual Address specified by the RS
	MSR[HV] = 0	and RB registers are invalidated.
	MSR[PR] = 0	
	The V bit of the process-scoped TLB entries matching the LPID, the PID and the Virtual Address specified by the RS and RB registers are initialized to 1.	
III.5.StorageCont.10c Processor P1 successfully performs tlbie instruction IS=1 (Invalidate matching PID), RIC=0 or 2, PRS=1 (process-scoped)		
<u>P1</u>	MSR[DR] = 1	All valid process-scoped TLB entries in all
tlbie IS=1, RIC=0 or 2, PRS=1	MSR[IR] = 1	threads of P1 matching the LPID and the PID specified by the RS register are invali-
	MSR[HV] = 0	dated.
	MSR[PR] = 0	

Instruction sequence	Observability preconditions	Expected results
	The V bit of the process-scoped TLB entries matching the LPID and the PID specified by the RS register are initialized to 1.	
III.5.StorageCont.10d Processor P1 succe (partition-scoped), R=0 (HPT translations)	ssfully performs tlbie instruction IS=2 (Invalid	date matching LPID), RIC=0 or 2, PRS=0
<u>P1</u>	MSR[DR] = 1	All valid partition-scoped TLB entries in all threads of P1 matching the LPID are invali-
tlbie IS=2, RIC=0 or 2, PRS=0, R=0	MSR[IR] = 1	dated.
	MSR[HV] = 0	
	MSR[PR] = 0	
	The V bit of the partition-scoped TLB entries matching the LPID are initialized to 1.	
III.5.StorageCont.10e Processor P1 succe (process-scoped)	ssfully performs tlbie instruction IS=2 (Invalid	date matching LPID), RIC=0 or 2, PRS=1
<u>P1</u>	MSR[DR] = 1	All valid process-scoped TLB entries in all
tlbie IS=2, RIC=0 or 2, PRS=1	MSR[IR] = 1	threads of P1 matching the LPID are invalidated.
	MSR[HV] = 0	
	MSR[PR] = 0	
	The V bit of the process-scoped TLB entries matching the LPID are initialized to 1.	
III.5.StorageCont.10f Processor P1 succes (partition-scoped)	ssfully performs tlbie instruction IS=3 in hype	rvisor (Invalidate all), RIC=0 or 2, PRS=0
<u>P1</u>	MSR[DR] = 1	All valid partition-scoped TLB entries in all
tlbie IS=3, RIC=0 or 2, PRS=0	MSR[IR] = 1	threads of P1 are invalidated.
	MSR[HV] = 1	
	MSR[PR] = 0	
	The V bit of the partition-scoped TLB entries are initialized to 1.	
III.5.StorageCont.10g Processor P1 succe (process-scoped)	ssfully performs tlbie instruction IS=3 in hype	ervisor (Invalidate all), RIC=0 or 2, PRS=1
<u>P1</u>	MSR[DR] = 1	All valid process-scoped TLB entries in all threads of P1 are invalidated.
tlbie IS=3, RIC=0 or 2, PRS=1	MSR[IR] = 1	uneaus of F1 are invalidated.
	MSR[HV] = 1	
	MSR[PR] = 0	
	The V bit of the process-scoped TLB entries are initialized to 1.	
III.5.StorageCont.10h Processor P1 successfully performs tlbie instruction IS=3 in non-hypervisor (Invalidate matching LPID), RIC=0 or 2, PRS=1 (process-scoped), R=0 (HPT translations)		
<u>P1</u>	MSR[DR] = 1	All valid process-scoped TLB entries in all
tlbie IS=3, RIC=0 or 2, PRS=1, R=0	MSR[IR] = 1	threads of P1 matching the LPID are invalidated.
	MSR[HV] = 0	
	MSR[PR] = 0	

Instruction sequence	Observability preconditions	Expected results			
	The V bit of the partition-scoped TLB entries matching the LPID are initialized to 1.				
	III.5.StorageCont.10i Processor P1 successfully performs tlbie instruction IS=3 in non-hypervisor (Invalidate matching LPID), RIC=0 or 2, PRS=0 (partition-scoped), R=0 (HPT translations)				
<u>P1</u>	MSR[DR] = 1	All valid partition-scoped TLB entries in all threads of P1 matching the LPID are invalidated.			
tlbie IS=3, RIC=0 or 2, PRS=0, R=0	MSR[IR] = 1				
	MSR[HV] = 0				
	MSR[PR] = 0				
	The V bit of the partition-scoped TLB entries matching the LPID are initialized to 1.				
III.5.StorageCont.11 Processor P1 successfully performs tlbiel instruction IS=0 (Invalidate VA), RIC=0, PRS=0 (partition-scoped), R=0 (HPT translations)					
<u>P1</u>	MSR[DR] = 1	All valid partition-scoped TLB entries in			
tlbiel IS=0, RIC=0, PRS=0, R=0	MSR[IR] = 1	the thread of P1 that executed the tlbiel instruction matching the LPID and the			
	MSR[HV] = 0	Virtual Address specified by the RS and RB registers are invalidated.			
	MSR[PR] = 0				
	The V bit of the partition-scoped TLB entries matching the LPID and the Virtual Address specified by the RS and RB registers are initialized to 1.				
III.5.StorageCont.11a Processor P1 suc R=1 (Radix Tree translations)	ccessfully performs tlbiel instruction IS=0 (Invali	date VA), RIC=0, PRS=0 (partition-scoped),			
<u>P1</u>	MSR[DR] = 1	All valid partition-scoped TLB entries in the thread of P1 that executed the tlbiel			
tlbiel IS=0, RIC=0, PRS=0, R=1	MSR[IR] = 1	instruction matching the LPID and the			
	MSR[HV] = 0	Virtual Address specified by the RS and RB registers are invalidated.			
	MSR[PR] = 0				
	The V bit of the partition-scoped TLB entries matching the LPID and the Virtual Address specified by the RS and RB registers are initialized to 1.				
III.5.StorageCont.11b Processor P1 suc R=1 (Radix Tree translations)	ccessfully performs tlbiel instruction IS=0 (Invali	date VA), RIC=0, PRS=1 (process-scoped),			
<u>P1</u>	MSR[DR] = 1	All valid process-scoped TLB entries in the			
tlbiel IS=0, RIC=0, PRS=1, R=1	MSR[IR] = 1	thread of P1 that executed the Ilbiel instruc- tion matching the LPID, the PID and the Virtual Address specified by the RS and RB registers are invalidated.			
	MSR[HV] = 0				
	MSR[PR] = 0				
	The V bit of the process-scoped TLB entries matching the LPID, the PID and the Virtual Address specified by the RS and RB registers are initialized to 1.				
III.5.StorageCont.11c Processor P1 successfully performs tlbiel instruction IS=1 (Invalidate matching PID), RIC=0 or 2, PRS=1 (process-scoped)					
<u>P1</u>	MSR[DR] = 1	All valid process-scoped TLB entries in the thread of P1 that executed the tibiel			
tlbiel IS=1, RIC=0 or 2, PRS=1	MSR[IR] = 1				

Instruction sequence	Observability preconditions	Expected results	
	MSR[HV] = 0	instruction matching the LPID and the PID specified by the RS register are invalidated	
	MSR[PR] = 0	specified by the No register are invalidated	
	The V bit of the process-scoped TLB entries matching the LPID and the PID specified by the RS register are initialized to 1.		
III.5.StorageCont.11d Processor P1 succ (partition-scoped), R=0 (HPT translations	ressfully performs tlbiel instruction IS=2 (Invalids)	date matching LPID), RIC=0 or 2, PRS=0	
<u>P1</u>	MSR[DR] = 1	All valid partition-scoped TLB entries in the thread of P1 that executed the tlbiel instruction matching the LPID are invalidated.	
tlbiel IS=2, RIC=0 or 2, PRS=0, R=0	MSR[IR] = 1		
	MSR[HV] = 0	-	
	MSR[PR] = 0		
	The V bit of the partition-scoped TLB entries matching the LPID are initialized to 1.		
III.5.StorageCont.11e Processor P1 succ (process-scoped)	essfully performs tlbiel instruction IS=2 (Invalid	date matching LPID), RIC=0 or 2, PRS=1	
<u>P1</u>	MSR[DR] = 1	All valid process-scoped TLB entries in the	
tlbiel IS=2, RIC=0 or 2, PRS=1	MSR[IR] = 1	thread of P1 that executed the tlbiel instruc- tion matching the LPID are invalidated.	
	MSR[HV] = 0		
	MSR[PR] = 0		
	The V bit of the process-scoped TLB entries matching the LPID are initialized to 1.		
III.5.StorageCont.11f Processor P1 succe (partition-scoped)	essfully performs tibiel instruction IS=3 in hype	ervisor (Invalidate all), RIC=0 or 2, PRS=0	
<u>P1</u>	MSR[DR] = 1	All valid partition-scoped TLB entries in the	
tlbiel IS=3, RIC=0 or 2, PRS=0	MSR[IR] = 1	thread of P1 that executed the tible instruction are invalidated.	
	MSR[HV] = 1		
	MSR[PR] = 0		
	The V bit of the partition-scoped TLB entries are initialized to 1.		
III.5.StorageCont.11g Processor P1 successfully performs tibiel instruction IS=3 in hypervisor (Invalidate all), RIC=0 or 2, PRS=1 (process-scoped)			
<u>P1</u>	MSR[DR] = 1	All valid process-scoped TLB entries in the	
tlbiel IS=3, RIC=0 or 2, PRS=1	MSR[IR] = 1	thread of P1 that executed the tibiel instruction are invalidated.	
	MSR[HV] = 1		
	MSR[PR] = 0		
	The V bit of the process-scoped TLB entries are initialized to 1.		
III.5.StorageCont.11h Processor P1 successfully performs tibiel instruction IS=3 in non-hypervisor (Invalidate matching LPID), RIC=0 or 2, PRS=1 (process-scoped), R=0 (HPT translations)			
<u>P1</u>	MSR[DR] = 1	All valid process-scoped TLB entries in the	
tlbiel IS=3, RIC=0 or 2, PRS=1, R=0	MSR[IR] = 1	thread of P1 that executed the tlbiel instruc- tion matching the LPID are invalidated.	

Instruction sequence	Observability preconditions	Expected results	
	MSR[HV] = 0		
	MSR[PR] = 0		
	The V bit of the process-scoped TLB entries matching the LPID are initialized to 1.		
III.5.StorageCont.11i Processor P1 successfully performs tlbiel instruction IS=3 in non-hypervisor (Invalidate matching LPID), RIC=0 or 2, PRS=0 (partition-scoped), R=0 (HPT translations)			
<u>P1</u>	MSR[DR] = 1	All valid partition-scoped TLB entries in the	
tlbiel IS=3, RIC=0 or 2, PRS=0, R=0	MSR[IR] = 1	thread of P1 that executed the tlbiel instruction matching the LPID are invalidated.	
	MSR[HV] = 0		
	MSR[PR] = 0		
	The V bit of the partition-scoped TLB entries matching the LPID are initialized to 1.		

18.8. Page Table Update Synchronization Requirements

Architecture sections:

• III.5.10 Translation Table Update Synchronization Requirements

Note: For the following scenarios, if the Observability condition *The base page size is equal to the actual page size for the virtual page* does not hold, the test can still be done but with multiple **tlbie** instructions within the Instruction sequence, one for each PTE corresponding to the virtual page.

Note: In the III.5.StorageCont.4 scenario, A *lbarx/stbcx*., *lharx/sthcx*., or *lwarx/stwcx*. pair (specifying the low-order byte, halfword, or word respectively of doubleword 0 of the PTE) can be used instead of the *ldarx/stdcx*. pair.

Instruction sequence	Observability preconditions	Expected results	
III.5.StorageCont.1 Processor P1 successfully performs Adding a Page Table Entry			
<u>P1</u>	V = 0	V = 1	
PTE _{pp key} B ARPN LP key R C WIMG N pp ← new values eieio	The base page size is equal to the actual page size for the virtual page MSR[DR] = 1	The virtual address translated by the updated entry will use the correct real address and associated attributes	
PTE _{AVA,SW,L,H,V} ← new values (V=1) ptesync	MSR[IR] = 1		
III.5.StorageCont.2 Processor P1 successfully performs Modifying a Page Table Entry in General Case (more than one change to be done in the PTE)			
P1 r6 ← PTE _{V,L,SW,RPN,R,C,Att,EAA} r4 ← addr(PTE) loop: lqarx r2,0,r4	The base page size is equal to the actual page size for the virtual page $ MSR[DR] = 1 $	V = 1 The translation instantiated by the old entry is no longer available The virtual address translated by the new entry will use the correct real address and associated attributes	

Instruction sequence	Observability preconditions	Expected results	
if V=0 abort, else			
stqcx r6,0,r4			
bne- loop			
ptesync			
tlbie			
eieio			
tlbsync			
ptesync			
III.5.StorageCont.2a Processor P1 success be done in the PTE) for non-atomic hardway		in General Case (more than one change to	
<u>P1</u>	The base page size is equal to the actual	V = 1	
PTE _V ← 0	page size for the virtual page	The translation instantiated by the old entry	
ptesync	MSR[DR] = 1	is no longer available	
tlbie	MSR[IR] = 1	The virtual address translated by the new entry will use the correct real address and	
eieio	V = 1	associated attributes	
tlbsync			
ptesync			
PTE _{ARPN,LP,AC,R,C,WIMG,N,PP} ← new values			
eieio			
PTE _{B,AVA,SW,L,H,V} ← new values (V=1)			
ptesync			
III.5.StorageCont.2b Processor P1 success	sfully performs Modifying a Segment Table E	ntry	
<u>P1</u>	The base page size is equal to the actual page size for the virtual page	V = 1	
STE _V ← 0	MSR[DR] = 1	The translation instantiated by the old entry is no longer available	
ptesync	MSR[IR] = 1	The effective address translated by the new	
slbieg _{old_B,old_ESID,old_TA,old_PID,old_LPID}		entry will use the correct virtual address	
eieio	V - I	and associated attributes	
slbsync			
ptesync			
STE _{VSID, Ks, Kp, N, L, C, LP, SW} ← new values			
eieio			
STE _{ESID,V} ← new values (V=1)			
ptesync			
III.5.StorageCont.3 Processor P1 successfully performs Modifying a Page Table Entry when the only change is to set the reference bit to 0			
<u>P1</u>	The base page size is equal to the actual page size for the virtual page	The new PTE _R = 0	
$oldR \leftarrow PTE_R$	MSR[DR] = 1		
if oldR = 1 then	MSR[IR] = 1		
I	Imordina – T	I	

Instruction sequence	Observability preconditions	Expected results
PTE _R ← 0	V = 1	
tlbie		
eieio		
tlbsync		
ptesync		
III.5.StorageCont.4 Processor P1 success field	fully performs Modifying a Page Table Entry	when the only change is to modify the SW
<u>P1</u>	The base page size is equal to the actual	The new SW field is set correctly
loop: ldarx r1 ← PTE dwd 0	page size for the virtual page	
if V=0 abort, else	MSR[DR] = 1	
,	MSR[IR] = 1	
r1 _{57:60} ← new SW value	V = 1	
stdcx. PTE_dwd_0 ← r1		
bne- loop		
III.5.StorageCont.5 Processor P1 success	fully performs Modifying the Effective Addres	ss (STE)
<u>P1</u>	The base page size is equal to the actual	V = 1
STE _{ESID,V} ← new values (V=1)	page size for the virtual page	The translation instantiated by the old entry
ptesync	MSR[DR] = 1	is no longer available
	MSR[IR] = 1	The effective address translated by the new
Slbieg _{old_B,old_ESID,old_TA,old_PID,old_LPID}	V = 1	entry will use the correct virtual address and associated attributes
eieio		and associated attributes
slbsync		
ptesync		
III.5.StorageCont.6 Processor P1 success	fully performs Deleting a Page Table Entry	
<u>P1</u>	The base page size is equal to the actual	V = 0
PTE _V ← 0	page size for the virtual page	The translation instantiated by an existing
ptesync	MSR[DR] = 1	entry is no longer available
tlbie	MSR[IR] = 1	
	V = 1	
eieio		
tlbsync		
ptesync		

19. Interrupts (Chapter III.6)

Table of Contents

19.1.	Interrupt registers	247
19.2.	Interrupt definitions	249
19.3.	Interrupt priorities	304

19.1. Interrupt registers

Architecture sections:

III.6.2 Interrupt Registers

Scenario groups:

- FSCR Facility Enable (FE) field
- HFSCR Facility Enable (FE) field

19.1.1. FSCR Facility Enable (FE)

<u>Facilities controlled by FSCR $_{FE}$:</u> scv instruction, Target Address Register (TAR), Event-Based Branch Facility (EBB), Data Stream Control Register at SPR 3 (DSCR)

Guideline: each scenario in this group should be tested for each of the *facilities controlled by FSCR* F_{EE} . F_{test} denotes the facility that is tested

Instruction sequence	Compliance conditions	Expected result
III.6.2.FSCR.1 When the FSCR makes a facility unavailable, attempted execution of an instruction in problem state causes a Facility Unavailable interrupt		
Any instruction of the F _{test} facility	The program is in problem state	A Facility Unavailable interrupt occurs
	The bit in FSCR _{FE} that controls F _{test} equals 0	
III.6.2.FSCR.2 When the FSCR makes a facuses a Facility Unavailable interrupt	acility unavailable, attempted access of an S	PR using mfspr/mtspr in problem state
Representative of:	The designated SPR is in the F_{test} facility	A Facility Unavailable interrupt occurs
mtspr mfspr	The program is in problem state	
	The bit in FSCR _{FE} that controls F _{test} equals 0	
III.6.2.FSCR.3 When the FSCR makes a facility unavailable, rfebb, rfid, rfscv, hrfid and mtmsr[d] instructions have the same effect on bits in system registers as they would if the bits were available		
Representative of:	The designated SPR is in the F_{test} facility	Bits in the designated SPR are set correctly
rfebb rfid rfscv hrfid mtmsr[d]	The program is in problem state	
	The bit in FSCR _{FE} that controls F _{test} equals 0	
III.6.2.FSCR.4 When the FSCR makes a facility available, instructions are available in problem state		

Instruction sequence	Compliance conditions	Expected result
Any instruction of the F _{test} facility	The program is in problem state	Correct instruction behavior
	The bit in $FSCR_{FE}$ that controls F_{test} equals 1	
	F _{test} is not made unavailable by another register	
III.6.2.FSCR.5 When the FSCR makes a fa	acility available, access to SPRs using mfspr	/mtspr is available in problem state
Representative of:	The designated SPR is in the F _{test} facility	Correct instruction behavior
mtspr mfspr	The program is in problem state	
	The bit in FSCR _{FE} that controls F _{test} equals 1	
	F _{test} is not made unavailable by another register	
III.6.2.FSCR.6 When the FSCR makes a fa	acility unavailable, instructions are available	when not in problem state
Any instruction of the F _{test} facility	The program is not in problem state	Correct instruction behavior
	The bit in FSCR _{FE} that controls F_{test} equals 0	
	F _{test} is not made unavailable by another register	
III.6.2.FSCR.7 When the FSCR makes a fastate	acility available, access to SPRs using mfspr	/mtspr is available when not in problem
Representative of:	The designated SPR is in the F _{test} facility	Correct instruction behavior
mtspr mfspr	The program is not in problem state	
	The bit in FSCR _{FE} that controls F _{test} equals 0	
	F _{test} is not made unavailable by another register	

19.1.2. HFSCR Facility Enable (FE)

<u>Facilities controlled by HFSCR FE:</u> msgsndp and msgclrp instructions, Target Address Register (TAR), Event-Based Branch Facility (EBB), Transactional Memory (TM), BHRB Instructions (BHRB), Performance Monitor Facility SPRs (PM), Data Stream Control Register (DSCR), Vector and VSX Facilities (VECVSX), Floating Point Facility (FP),

Guideline: each scenario in this group should be tested for each of the *facilities controlled by* $HFSCR_{FE}$. F_{test} denotes the facility that is tested

Instruction sequence	Compliance conditions	Expected result
III.6.2.HFSCR.1 When the HFSCR makes a facility unavailable, attempted execution of an instruction in problem or privileged non-hypervisor states causes a Hypervisor Facility Unavailable interrupt		
Any instruction of the F _{test} facility	The program is in problem state or privileged non-hypervisor state The bit in HFSCR _{FE} that controls F _{test} equals 0	A Hypervisor Facility Unavailable interrupt occurs
III.6.2.HFSCR.2 When the HFSCR makes a facility unavailable, attempted access of an SPR using mfspr/mtspr in problem or privileged non-hypervisor states causes a Hypervisor Facility Unavailable interrupt		
Representative of:	The designated SPR is in the F _{test} facility	A Hypervisor Facility Unavailable interrupt occurs

Instruction sequence	Compliance conditions	Expected result
mtspr mfspr	The program is in problem state or privileged non-hypervisor state	
	The bit in HFSCR _{FE} that controls F _{test} equals 0	
III.6.2.HFSCR.3 When the HFSCR makes effect on bits in system registers as they w	a facility unavailable, rfebb, rfid, rfscv, hrfid a ould if the bits were available	and mtmsr[d] instructions have the same
Representative of:	The designated SPR is in the F _{test} facility	Bits in the designated SPR are set correctly
rfebb rfid rfscv hrfid mtmsr[d]	The program is in problem state or privileged non-hypervisor state	
	The bit in HFSCR _{FE} that controls F _{test} equals 0	
III.6.2.HFSCR.4 When the HFSCR makes states	a facility available, instructions are available	in problem or privileged non-hypervisor
Any instruction of the F _{test} facility	The program is in problem state or privileged non-hypervisor state	Correct instruction behavior
	The bit in HFSCR _{FE} that controls F _{test} equals 1	
	F _{test} is not made unavailable by another register	
III.6.2.HFSCR.5 When the HFSCR makes privileged non-hypervisor states	a facility available, access to SPRs using m	fspr/mtspr is available in problem or
Representative of:	The designated SPR is in the F _{test} facility	Correct instruction behavior
mtspr mfspr	The program is in problem state or privileged non-hypervisor state	
	The bit in HFSCR _{FE} that controls F _{test} equals 1	
	F _{test} is not made unavailable by another register	
III.6.2.HFSCR.6 When the HFSCR makes	a facility unavailable, instructions are availal	ble in hypervisor state
Any instruction of the F _{test} facility	The program is in hypervisor state	Correct instruction behavior
	The bit in HFSCR _{FE} that controls F _{test} equals 0	
	F _{test} is not made unavailable by another register	
III.6.2.HFSCR.7 When the HFSCR makes a facility available, access to SPRs using mfspr/mtspr is available in hypervisor state		
Representative of:	The designated SPR is in the F _{test} facility	Correct instruction behavior
mtspr mfspr	The program is in hypervisor state	
	The bit in HFSCR _{FE} that controls F _{test} equals 0	
	F _{test} is not made unavailable by another register	

19.2. Interrupt definitions

Architecture sections:

- III.6.5 Interrupt Definitions
- III.2.2 Logical Partitioning Control Register (LPCR)

All interrupt types: System Reset, Machine Check, Data Storage, Data Segment, Instruction Storage, Instruction Segment, External, Alignment, Program, FP Unavailable, Decrementer, Directed Privileged Doorbell, Hypervisor Decrementer, System Call, Trace, Hypervisor Data Storage, Hypervisor Instruction Storage, Hypervisor Emulation Assistance, Hypervisor Maintenance, Directed Hypervisor Doorbell, Hypervisor Virtualization, Performance Monitor, Vector Unavailable, VSX Unavailable, Facility Unavailable, Hypervisor Facility Unavailable, System Call Vectored

19.2.1. Setting MSR bits

Architecture sections:

• III.6.5 Interrupt Definitions, Figure 65 MSR setting due to interrupt

Scenario groups:

- Setting MSR bits that are uniform for all interrupts
- Setting ME
- Setting HV and RI
- Setting IR and DR
- Setting LE
- Setting TS

19.2.1.1. Setting MSR bits that are uniform for all interrupts

MSR bits set to 0 by all interrupts: FE0, FE1, EE, FP, PR, TM, VEC, VSX, PMM, bit 5, reserved bits

Guideline: the scenario in this group should be tested for a representative interrupt I_{test} selected from *all interrupt types*.

Instruction sequence	Compliance conditions	Expected result
III.6.5.Uniform.1 Setting MSR bits when an	interrupt of type I _{test} occurs	
Any instruction that may cause I _{test} to occur	An interrupt of type I _{test} occurs	All of the MSR bits set to 0 by all interrupts equal 0
		SF = 1

19.2.1.2. Setting ME

Instruction sequence	Compliance conditions	Expected result
III.6.5.Uniform.2 Interrupts other than Mach	nine Check and System Reset do not change	e ME
Any instruction that may cause an interrupt	A representative interrupt that is not Machine Check or System Reset occurs	ME unchanged
III.6.5.Uniform.3 Machine Check interrupts	set ME to 0	
(No instruction sequence specified)	A Machine Check interrupt occurs	ME = 0
III.6.5.Uniform.4 Setting ME when a System Reset interrupt occurs while the thread is in power-saving mode		
(No instruction sequence specified)	A System Reset interrupt occurs	ME = 1
	The thread is in power-saving mode	
III.6.5.Uniform.5 Setting ME when a System Reset interrupt occurs while the thread is not in power-saving mode		
(No instruction sequence specified)	A System Reset interrupt occurs	ME unchanged
	The thread is not in power-saving mode	

19.2.1.3. Setting HV and RI

Interrupts that set HV to 1 and RI to 0: System Reset, Machine Check

Interrupts that set HV to 1 and dont change RI: Hypervisor Decrementer, Hypervisor Data Storage, Hypervisor Instruction Storage, Hypervisor Emulation Assistance, Hypervisor Maintenance, Directed Hypervisor Doorbell, Hypervisor Virtualization, Hypervisor Facility Unavailable

Instruction sequence	Compliance conditions	Expected result	
III.6.5.HV.1 Setting RI to 0 and leaving HV unchanged			
Any instruction that may cause an interrupt	A representative interrupt that is not in Interrupts that set HV to 1 and RI to 0 and not in Interrupts that set HV to 1 and dont change RI occurs	HV unchanged RI = 0	
III.6.5.HV.2 Setting HV to 1 and RI to 0			
Any instruction that may cause an interrupt	A representative interrupt that is in Interrupts that set HV to 1 and RI to 0 occurs	HV = 1 RI = 0	
III.6.5.HV.3 Setting HV to 1 and leaving RI	unchanged		
Any instruction that may cause an interrupt	A representative interrupt that is in Interrupts that set HV to 1 and dont change RI occurs	HV = 1 RI unchanged	
III.6.5.HV.4 Setting HV and RI when an Ext	III.6.5.HV.4 Setting HV and RI when an External interrupt occurs and LPCR _{LPES} = 0		
Any instruction that may cause an	An External interrupt occurs	HV = 1	
interrupt	LPCR _{LPES} = 0	RI unchanged	
III.6.5.HV.5 Setting HV and RI when an Ext	ernal interrupt occurs and LPCR _{LPES} = 1		
Any instruction that may cause an	An External interrupt occurs	HV unchanged	
interrupt	LPCR _{LPES} = 1	RI = 0	
III.6.5.HV.6 Setting HV and RI when a Syst	em Call interrupt occurs with LEV = 1		
sc	LEV = 1	HV = 1	
	A System Call interrupt occurs	RI = 0	
III.6.5.HV.7 Setting HV and RI when a System Call interrupt occurs with LEV = 0			
sc	LEV = 0	HV unchanged	
	A System Call interrupt occurs	RI = 0	

19.2.1.4. Setting IR and DR

<u>Interrupts that always set IR and DR to zero:</u> System Reset, Machine Check, Hypervisor Maintenance

Conditions for setting IR and DR to 1:

 $LPCR_{AIL} = 2 \text{ or } LPCR_{AIL} = 3$

 $MSR_{IR\ DR} = 0b11$

Instruction sequence	Compliance conditions	Expected result
III.6.5.IR.1 Setting IR and DR when an inte	rrupt in Interrupts that always set IR and DR	to zero occurs
Any instruction that may cause an	A representative interrupt that is in	IR = 0
interrupt	Interrupts that always set IR and DR to zero occurs	DR = 0

Instruction sequence	Compliance conditions	Expected result	
III.6.5.IR.2 Setting IR and DR when an inte for setting IR and DR to 1 are satisfied	III.6.5.IR.2 Setting IR and DR when an interrupt that is not in <i>Interrupts that always set IR and DR to zero</i> occurs, when conditions for setting IR and DR to 1 are satisfied		
Any instruction that may cause an interrupt	A representative interrupt that is not in Interrupts that always set IR and DR to zero occurs All of the conditions for setting IR and DR to 1 are satisfied	IR = 1 DR = 1	
III.6.5.IR.3 Setting IR and DR when an interrupt that is not in <i>Interrupts that always set IR and DR to zero</i> occurs, when conditions for setting IR and DR to 1 are not satisfied			
Any instruction that may cause an interrupt	A representative interrupt that is not in Interrupts that always set IR and DR to zero occurs At least one of the conditions for setting IR and DR to 1 is not satisfied	IR = 0 DR = 0	

19.2.1.5. Setting LE

Instruction sequence	Compliance conditions	Expected result
III.6.5.LE.1 If an interrupt results in HV being equal to 1, the LE bit is copied from the HILE bit		
Any instruction that may cause an interrupt	An interrupt that results in HV = 1 occurs	LE = HILE
III.6.5.LE.2 If an interrupt results in HV being equal to 0, the LE bit is copied from the LPCR _{ILE} bit.		
Any instruction that may cause an interrupt	An interrupt that results in HV = 0 occurs	LE = LPCR _{ILE}

19.2.1.6. Setting TS

Instruction sequence	Compliance conditions	Expected result
III.6.5.TS.1 If the TS field contained 0b10 (Transactional) when the interrupt occurred, t	he TS field is set to 0b01 (Suspended)
Any instruction that may cause an	An interrupt occurs	TS = 0b01
interrupt	TS = 0b10 before the interrupt occurs	
III.6.5.TS.2 If the TS field did not contain 0b10 (Transactional) when the interrupt occurred, the TS field is not altered.		
Any instruction that may cause an	An interrupt occurs	TS unchanged
interrupt	TS != 0b10 before the interrupt occurs	

19.2.2. Effective address of interrupt vector

Architecture sections:

- III.6.5 Interrupt Definitions, Figure 66 Effective address of interrupt vector by interrupt type
- III.2.2 Logical Partitioning Control Register (LPCR)

Interrupts that are not controlled by LPCR AIL: Machine Check, System Reset, Hypervisor Maintenance

Instruction sequence	Compliance conditions	Expected result
III.6.5. Vector.1 When LPCR $_{AIL}$ = 0, execution resumes at the effective address of the interrupt vector corresponding to the interrupt type, with no offset		
	A representative interrupt of type I _{test} that is not in <i>Interrupts that are not controlled by LPCR_{AIL}</i> occurs	Execution resumes at the effective address specified for I _{test} in Figure 66

Instruction sequence	Compliance conditions	Expected result	
	LPCR _{AIL} = 0	No offset is applied	
	III.6.5.Vector.2 When LPCR _{AIL} = 2, execution resumes at the effective address of the interrupt vector corresponding to the interrupt type, with an offset of 0x0000_0000_0001_8000		
Any instruction that may cause an interrupt	A representative interrupt of type I _{test} that is not in <i>Interrupts that are not controlled</i>	Execution resumes at the effective address specified for l _{test} in Figure 66	
	by $LPCR_{AIL}$ occurs $LPCR_{AIL} = 2$	An offset of 0x0000_0000_0001_8000 is applied	
III.6.5.Vector.3 When LPCR _{AIL} = 3, executi type (not System Call Vectored), with an or		nterrupt vector corresponding to the interrupt	
Any instruction that may cause an interrupt	A representative interrupt of type I _{test} that is not in <i>Interrupts that are not controlled</i>	Execution resumes at the effective address specified for I _{test} in Figure 66	
	by LPCR _{AIL} occurs LPCR _{AIL} = 3	An offset of 0xC000_0000_0000_4000 is applied	
	tion resumes at the effective address of the an offset of 0x0000_0000_3 LEV 0_400		
scv	A representative interrupt of type I _{test} that is not in <i>Interrupts that are not controlled</i>	Execution resumes at the effective address specified for l _{test} in Figure 66	
	by LPCR _{AIL} occurs LPCR _{AIL} = 3	An offset of 0xC000_0000_3 LEV 0_4000 is applied	
III.6.5.Vector.4 Interrupts that cause a trans	sition from $MSR_{HV} = 0$ to $MSR_{HV} = 1$ are alw	ays taken as if LPCR _{AIL} = 0	
Any instruction that may cause an interrupt	A representative interrupt of type I_{test} that is not in <i>Interrupts that are not controlled by LPCR_{All}</i> occurs	Execution resumes at the effective address specified for I _{test} in Figure 66	
	$MSR_{HV} = 0 \text{ before the interrupt occurs}$	No offset is applied	
	MSR _{HV} = 1 is set as a result of the interrupt		
	LPCR _{AIL} != 0		
III.6.5.Vector.5 Interrupts that occur when I	MSR _{IR} = 0 or MSR _{DR} = 0 are always taken a	s if LPCR _{AIL} = 0	
Any instruction that may cause an interrupt	A representative interrupt of type I _{test} that is not in <i>Interrupts that are not controlled</i>	Execution resumes at the effective address specified for I _{test} in Figure 66	
	by LPCR _{AIL} occurs MSR _{IR} = 0 or MSR _{DR} = 0 before the interrupt occurs	No offset is applied	
	LPCR _{AIL} != 0		
III.6.5.Vector.6 For interrupts not controlled by LPCR _{AIL} , the effective address offset is not applied			
Any instruction that may cause an interrupt	A representative interrupt of type I_{test} , that is in <i>Interrupts that are not controlled</i> $by\ LPCR_{AIL}$, occurs	Execution resumes at the effective address specified for I _{test} in Figure 66	
	LPCR _{AIL} != 0	No offset is applied	

19.2.3. System Reset Interrupt

Architecture sections:

III.6.5.1 System Reset Interrupt

Scenario groups:

- Conditions for occurrence of a System Reset interrupt
- Actions taken when a System Reset interrupt occurs

<u>Exceptions potentially causing a System Reset interrupt:</u> System Reset, External, Decrementer, Directed Privileged Doorbell, Directed Hypervisor Doorbell, Hypervisor Maintenance, Hypervisor Virtualization exception

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.3.1. Conditions for occurrence of a System Reset interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.1.Cond.1 Occurrence of a System Reset interrupt when a System Reset exception exists		
(No instruction sequence specified)	A System Reset exception exists	A System Reset interrupt occurs
III.6.5.1.Cond.2 Occurrence of a System Reexceptions exist	eset interrupt when the thread is in power-sa	aving mode and any of the specified
(No instruction sequence specified)	The thread is in power-saving mode (At least) one of the exceptions in Exceptions potentially causing a System Reset interrupt exists The exception is enabled by its corresponding bit in LPCR _{PECE} to cause exit from power saving mode	A System Reset interrupt occurs
III.6.5.1.Cond.3 System Reset interrupt does not occur when the thread is in power-saving mode and any of the specified exceptions exist, but are disabled by the LPCR		
(No instruction sequence specified)	The thread is in power-saving mode (At least) one of the exceptions in Exceptions potentially causing a System Reset interrupt exists The exception is disabled by its corresponding bit in LPCR _{PECE} to cause exit from power saving mode	No System Reset interrupt occurs

19.2.3.2. Actions taken when a System Reset interrupt occurs

<u>Conditions for non-recoverable System Reset interrupt:</u> if **any** of the following conditions hold, the interrupt is non-recoverable

- The interrupt is not context synchronizing
- The interrupt causes the loss of a Machine Check exception or a Direct External exception
- · The state of the thread has been corrupted

Instruction sequence	Compliance conditions	Expected result
III.6.5.1.Act.1 SRR0 is set correctly when a	System Reset interrupt occurs when the the	read is not in power-saving mode
(No instruction sequence specified)	A System Reset interrupt occurs The thread is not in power-saving mode when the interrupt occurs	SRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present
III.6.5.1.Act.2 Bits 42:45 of SRR1 are set co	orrectly when a System Reset interrupt occu	irs when the thread is in power-saving mode
(No instruction sequence specified)	A System Reset interrupt occurs One of the exceptions in Exceptions potentially causing a System Reset interrupt exists	SRR1 _{42:45} = correct value indicating the exception that caused exit from powersaving mode, as detailed in Section III.6.5.1

Instruction sequence	Compliance conditions	Expected result
	The thread is in power-saving mode when the interrupt occurs	
III.6.5.1.Act.3 Bits 42:45 of SRR1 are set co and multiple exceptions that cause exit from		rs when the thread is in power-saving mode
(No instruction sequence specified)	A System Reset interrupt occurs	SRR1 _{42:45} = correct value indicating the exception that caused exit from power-
	At least two of the exceptions in Exceptions potentially causing a System Reset interrupt exist	saving mode, as detailed in Section III.6.5.1
	The thread is in power-saving mode when the interrupt occurs	The exception reported is the exception corresponding to the interrupt that would have occurred if the same exceptions existed and the thread was not in power-saving mode
III.6.5.1.Act.4 Bits 46:47 of SRR1 are set of mode	prrectly when a System Reset interrupt occu	rs when the thread is not in power-saving
(No instruction sequence specified)	A System Reset interrupt occurs	SRR1 _{46:47} = 00
	The thread is not in power-saving mode when the interrupt occurs	
III.6.5.1.Act.5 Bits 46:47 of SRR1 are set co and the state of all resources is maintained		irs when the thread is in power-saving mode
(No instruction sequence specified)	A System Reset interrupt occurs	SRR1 _{46:47} = 01
	The thread is in power-saving mode when the interrupt occurs	
	The state of all resources is maintained as if the thread is not in power-saving mode	
III.6.5.1.Act.6 Bits 46:47 of SRR1 are set co and the state of all hypervisor resources is		rs when the thread is in power-saving mode
(No instruction sequence specified)	A System Reset interrupt occurs	SRR1 _{46:47} = 10
	The thread is in power-saving mode when the interrupt occurs	
	The state of some resources was not maintained, but the state of all hypervisor resources was maintained as if the thread was not in power-saving mode and the state of all other resources is such that the hypervisor can resume execution	
III.6.5.1.Act.7 Bits 46:47 of SRR1 are set co and the state of some resources is such that	prrectly when a System Reset interrupt occu	rs when the thread is in power-saving mode
(No instruction sequence specified)	A System Reset interrupt occurs	SRR1 _{46:47} = 11
	The thread is in power-saving mode when the interrupt occurs	
	The state of some resources was not maintained, and the state of some hypervisor resources was not maintained or the state of some resources is such that the hypervisor cannot resume execution	
III.6.5.1.Act.8 Bit 62 of SRR1 is set correctly when a System Reset interrupt occurs when the thread is not in power-saving mode and the thread is in a recoverable state		
(No instruction sequence specified)	A System Reset interrupt occurs	$SRR1_{62} = MSR_{62}$
	The thread is not in power-saving mode when the interrupt occurs	

Instruction sequence	Compliance conditions	Expected result
	None of the Conditions for non-recoverable System Reset interrupt hold	
III.6.5.1.Act.9 Bit 62 of SRR1 is set correctly and not in a recoverable state	y when a System Reset interrupt occurs wh	en the thread is not in power-saving mode
(No instruction sequence specified)	A System Reset interrupt occurs	SRR1 ₆₂ = 0
	The thread is not in power-saving mode when the interrupt occurs	
	At least one of the Conditions for non- recoverable System Reset interrupt holds	
III.6.5.1.Act.10 Bit 62 of SRR1 is set correction is in a recoverable state	tly when a System Reset interrupt occurs w	hen the thread is in power-saving mode and
(No instruction sequence specified)	A System Reset interrupt occurs	SRR1 ₆₂ = 1
	The thread is in power-saving mode when the interrupt occurs	
	None of the Conditions for non-recover- able System Reset interrupt hold	
III.6.5.1.Act.11 Bit 62 of SRR1 is set correct is not in a recoverable state	tly when a System Reset interrupt occurs w	hen the thread is in power-saving mode and
(No instruction sequence specified)	A System Reset interrupt occurs	SRR1 ₆₂ = 0
	The thread is in power-saving mode when the interrupt occurs	
	At least one of the Conditions for non- recoverable System Reset interrupt holds	
III.6.5.1.Act.12 Remaining bits of SRR1 are	e set correctly when a System Reset interrup	ot occurs
(No instruction sequence specified)	A System Reset interrupt occurs	SRR1 _{34:36} = 0
		SRR1 bits 0:33, 37:41, 48:61, 63 = corresponding bits in the MSR
III.6.5.1.Act.13 If a System Reset interrupt occurs when the thread is in power-saving mode and is caused by an exception other than a System Reset exception, all other registers, except HSRR0 and HSRR1, that would be set by the corresponding interrupt if the exception occurred when the thread was not in power-saving mode are set by the System Reset interrupt		
(No instruction sequence specified)	A System Reset interrupt occurs The thread is in power-saving mode when the interrupt occurs	All registers except SRR0, SRR1, HSRR0 and HSRR1, that would be set by the corresponding interrupt if the exception occurred when the thread was not in
	The interrupt is caused by one of the Exceptions potentially causing a System Reset interrupt, other than a System Reset exception	power-saving mode, are set to the values to which they would be set if the exception occurred when the thread was not in power-saving mode

19.2.4. Machine Check Interrupt

Architecture sections:

III.6.5.2 Machine Check Interrupt

Scenario groups:

- Conditions for occurrence of a Machine Check interrupt
- Actions taken when a Machine Check interrupt occurs

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.4.1. Conditions for occurrence of a Machine Check interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.2.Cond.1 Occurrence of a Machine Check interrupt when the thread is not in power-saving mode and Machine Check interrupts are enabled by the MSR		
(No instruction sequence specified)	A Machine Check exception exists	A Machine Check interrupt occurs
	The thread is not in power-saving mode when the interrupt occurs	
	MSR _{ME} = 1	
III.6.5.2.Cond.2 Entering Checkstop state v by the MSR	when the thread is not in power-saving mode	e and Machine Check interrupts are disabled
(No instruction sequence specified)	A Machine Check exception exists	The thread enters the Checkstop state
	The thread is not in power-saving mode when the interrupt occurs	
	MSR _{ME} = 0	
III.6.5.2.Cond.3 Occurrence of a Machine Check interrupt when the thread is in power-saving mode and Machine Check interrupts are enabled by the LPCR to exit power-saving mode		
(No instruction sequence specified)	A Machine Check exception exists	A Machine Check interrupt occurs
	The thread is in power-saving mode	
	LPCR ₅₁ = 1	
III.6.5.2.Cond.4 Machine Check interrupt does not occur when the thread is in power-saving mode and Machine Check interrupts are disabled by the LPCR to exit power-saving mode		
(No instruction sequence specified)	A Machine Check exception exists	No Machine Check interrupt occurs
	The thread is in power-saving mode	
	LPCR ₅₁ = 0	

19.2.4.2. Actions taken when a Machine Check interrupt occurs

<u>Conditions for non-recoverable Machine Check interrupt:</u> if **any** of the following conditions hold, the interrupt is non-recoverable

The interrupt is not context synchronizing

The interrupt causes the loss of a Direct External exception

The state of the thread has been corrupted

Instruction sequence	Compliance conditions	Expected result	
III.6.5.2.Act.1 When a thread is in Checksto	III.6.5.2.Act.1 When a thread is in Checkstop state, instruction processing is suspended		
(No instruction sequence specified)	The thread enters Checkstop state	Instruction processing is suspended	
III.6.5.2.Act.2 SRR0 is set correctly when a Machine Check interrupt occurs when the thread is not in power-saving mode			
(No instruction sequence specified)	A Machine Check interrupt occurs The thread is not in power-saving mode when the interrupt occurs	SRR0 = the effective address of some instruction that was executing or was about to be executed when the Machine Check exception occurred	
III.6.5.2.Act.3 Bits 46:47 of SRR1 are set correctly when a Machine Check interrupt occurs when the thread is not in power-saving mode			

Instruction sequence	Compliance conditions	Expected result
(No instruction sequence specified)	A Machine Check interrupt occurs	SRR1 _{46:47} = 00
	The thread is not in power-saving mode when the interrupt occurs	
III.6.5.2.Act.4 Bits 46:47 of SRR1 are set c mode and the state of all resources is mair	orrectly when a Machine Check interrupt occ	curs when the thread is in power-saving
(No instruction sequence specified)	A Machine Check interrupt occurs	SRR1 _{46:47} = 01
· · · · · ·	The thread is in power-saving mode when the interrupt occurs	W. I.
	The state of all resources is maintained as if the thread is not in power-saving mode	
III.6.5.2.Act.5 Bits 46:47 of SRR1 are set c mode and the state of all hypervisor resour	orrectly when a Machine Check interrupt occ rees is maintained	curs when the thread is in power-saving
(No instruction sequence specified)	A Machine Check interrupt occurs	SRR1 _{46:47} = 10
	The thread is in power-saving mode when the interrupt occurs	
	The state of some resources was not maintained, but the state of all hypervisor resources was maintained as if the thread was not in power-saving mode and the state of all other resources is such that the hypervisor can resume execution	
III.6.5.2.Act.6 Bits 46:47 of SRR1 are set c	orrectly when a Machine Check interrupt occ	curs when the thread is in power-saving
	uch that the hypervisor cannot resume exec	
(No instruction sequence specified)	A Machine Check interrupt occurs	SRR1 _{46:47} = 11
	The thread is in power-saving mode when the interrupt occurs	
	The state of some resources was not maintained, and the state of some hypervisor resources was not maintained or the state of some resources is such that the hypervisor cannot resume execution	
III.6.5.2.Act.7 Bit 62 of SRR1 is set correct and the thread is in a recoverable state	ly when a Machine Check interrupt occurs w	hen the thread is not in power-saving mode
(No instruction sequence specified)	A Machine Check interrupt occurs	SRR1 ₆₂ = MSR ₆₂
	The thread is not in power-saving mode when the interrupt occurs	
	None of the Conditions for non-recover- able Machine Check interrupt hold	
III.6.5.2.Act.8 Bit 62 of SRR1 is set correctly when a Machine Check interrupt occurs when the thread is not in power-saving mode and not in a recoverable state		
(No instruction sequence specified)	A Machine Check interrupt occurs	SRR1 ₆₂ = 0
	The thread is not in power-saving mode when the interrupt occurs	
	At least one of the Conditions for non- recoverable Machine Check interrupt holds	
III.6.5.2.Act.9 Bit 62 of SRR1 is set correctly when a Machine Check interrupt occurs when the thread is in power-saving mode and is in a recoverable state		
(No instruction sequence specified)	A Machine Check interrupt occurs	SRR1 ₆₂ = 1

Instruction sequence	Compliance conditions	Expected result
	The thread is in power-saving mode when the interrupt occurs	
	None of the Conditions for non-recoverable Machine Check interrupt hold	
III.6.5.2.Act.10 Bit 62 of SRR1 is set correct and is not in a recoverable state	tly when a Machine Check interrupt occurs	when the thread is in power-saving mode
(No instruction sequence specified)	A Machine Check interrupt occurs The thread is in power-saving mode when the interrupt occurs	SRR1 ₆₂ = 0
	At least one of the Conditions for non- recoverable Machine Check interrupt holds	

19.2.5. Data Storage Interrupt

Architecture sections:

III.6.5.3 Data Storage Interrupt

Scenario groups:

- Conditions for occurrence of a Data Storage interrupt
- Actions taken when a Data Storage interrupt occurs

19.2.5.1. Conditions for occurrence of a Data Storage interrupt

Data Storage interrupt condition:

- (a) a copy-paste transfer other than from main storage to a properly initiated accelerator is attempted, or
- (b) $(MSR_{HV PR} = 0b10) \& (MSR_{DR} = 0))$, or
- (c) HPT translation is being performed, the value of the expression ((MSR_{HV PR} = 0b10) | ((\neg VPM | \neg PRTE_V) & MSR_{DR})) is 1, and a data access cannot be performed, except for the case of MSR_{HV PR} not equal to 0b10, VPM = 0, LPCR_{KBV} = 1, and a Virtual Storage Page Class Key Protection exception exists, or
- (d) Radix Tree translation is being performed, and either a Data Address Watchpoint match occurs, an attempt is made to execute an AMO with an invalid function code, or process-scoped translation either does not complete or prevents the data access from being performed

<u>Instructions potentially causing a Data Storage interrupt when the effective or virtual address cannot be translated to a real address:</u> Load instructions, Store instructions, icbi dcbz dcbst dcbf[I]

<u>Instructions potentially causing a Data Storage interrupt when referring to Write Through Required or Caching Inhibited storage:</u> Iq stq lwat ldat lbarx lharx lwarx ldarx lqarx stwat stdat stbcx. sthcx. stwcx. stdcx. stqcx.

<u>Instructions potentially causing a Data Storage interrupt when referring to Caching Inhibited storage:</u> copy paste.

<u>Instructions potentially causing a Data Storage interrupt when referring to Guarded storage:</u> lwat ldat stwat stdat

Instruction sequence	Compliance conditions	Expected result
III.6.5.3.Cond.1 Occurrence of a Data Storage interrupt when data address translation is enabled and the virtual address of any byte of the storage location specified by a Load, Store, icbi, dcbz, dcbst, or dcbf[I] instruction cannot be translated to a real address because no valid PTE was found for HPT translation with VPM off		
Representative of Instructions potentially causing a Data Storage interrupt when the effective or virtual address cannot be	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
translated to a real address	MSR _{DR} = 1	
	LPCR _{VPM} = 0	
	LPCR _{HR} = 0	
	The virtual address of any byte of the storage location specified by the instruction cannot be translated to a real address	
	No higher priority exception exists	
	_oad, Store, icbi, dcbz, dcbst, or dcbf[l] instru	n is enabled and the effective address of any uction cannot be translated to a real address
Representative of Instructions potentially causing a Data Storage interrupt when the effective or virtual address cannot be	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
translated to a real address	MSR _{DR} = 1	
	LPCR _{VPM} = 0	
	LPCR _{HR} = 1	
	The effective address of any byte of the storage location specified by the instruction cannot be translated to a real address	
	No higher priority exception exists	
	age interrupt when the effective address spe x., stwcx., stdcx., or stqcx. instruction refers	
Representative of	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
Instructions potentially causing a Data Storage interrupt when referring to Write Through Required or Caching Inhibited storage	The effective address specified by the instruction refers to storage that is Write Through Required or Caching Inhibited	
	No higher priority exception exists	
III.6.5.3.Cond.3 Occurrence of a Data Stor	age interrupt when the access violates Basic	Storage Protection
Any Load or Store instruction	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
	The access violates Basic Storage Protection	
	No higher priority exception exists	
III.6.5.3.Cond.4 Occurrence of a Data Storage interrupt when the access violates Virtual Page Class Key Storage Protection and LPCR _{KBV} = 0		
Any Load or Store instruction	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
	The access violates Virtual Page Class Key Storage Protection	

Instruction sequence	Compliance conditions	Expected result
	LPCR _{KBV} = 0	
	No higher priority exception exists	
III.6.5.3.Cond.5 Occurrence of a Data Store	age interrupt when a Data Address Watchpo	oint match occurs
Any Load or Store instruction	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
	A Data Address Watchpoint match occurs	
	No higher priority exception exists	
III.6.5.3.Cond.6 (removed)		
(removed)	(removed)	removed)
III.6.5.3.Cond.7 Occurrence of a Data Store Inhibited instruction with MSR _{DR} = 1	age interrupt when an attempt is made to ex	ecute a Fixed-Point Load or Store Caching
Any Fixed-Point Load or Store Caching Inhibited instruction	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
	MSR _{DR} = 1	
	No higher priority exception exists	
	age interrupt when an attempt is made to ex cation that is specified by the Hypervisor Re	
Any Fixed-Point Load or Store Caching Inhibited instruction	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
	The instruction specifies a storage location that is specified by the Hypervisor Real Mode Storage Control facility to be treated as non-Guarded	
	No higher priority exception exists	
III.6.5.3.Cond.9 If the XER specifies a leng occur.	th of zero for an indexed Move Assist instruc	ction, a Data Storage interrupt does not
Representative of Indexed Move Assist	XER _{57:63} = 0	No Data Storage interrupt occurs
instructions	No higher priority exception exists	
III.6.5.3.Cond.10 Occurrence of a Data Sto entry group cannot be translated when HR		opriate process table entry or segment table
Any Load or Store instruction	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
	LPCR _{VPM} = 0	
	LPCR _{HR} = 0	
	The address of the appropriate process table entry or segment table entry group cannot be translated	
	No higher priority exception exists	
III.6.5.3.Cond.11 Occurrence of a Data Sto to storage that is Caching Inhibited	rage interrupt when the effective address sp	ecified by a copy or paste. instruction refers
P1	The Data Storage interrupt condition	A Data Storage interrupt occurs
cpabort	holds	
сору	The effective address specified by a copy or paste. instruction refers to storage that is Caching Inhibited.	
paste.	is Caching Inhibited	
	No higher priority exception exists	

Instruction sequence	Compliance conditions	Expected result
III.6.5.3.Cond.12 Occurrence of a Data Storage interrupt when the effective address specified by a lwat, ldat, stwat, or stdat instruction refers to storage that is Guarded		
Representative of Instructions potentially causing a Data Storage interrupt when referring to Guarded storage	The Data Storage interrupt condition holds The effective address specified by a lwat, ldat, stwat, or stdat instruction refers to	A Data Storage interrupt occurs
	storage that is Guarded No higher priority exception exists	
	rage interrupt when an accelerator is specifi f a paste. instruction, or an attempt is made	to access an accelerator that is not properly
P1	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
cpabort copy paste.	An accelerator is specified as the source of a copy instruction, normal memory is specified as the target of a paste. instruction, or an attempt is made to access an accelerator that is not properly configured	
	for the software's use No higher priority exception exists rage interrupt when the translation for an att	tempted access has conflicting process- and
partition-scoped page attributes		
Any Load or Store instruction	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
	The translation for an attempted access has conflicting process- and partition-scoped page attributes	
	No higher priority exception exists	
III.6.5.3.Cond.15 Occurrence of a Data Sto configuration in process-scoped tables	rage interrupt when the translation for an at	tempted access has unsupported radix tree
Any Load or Store instruction	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
	The translation for an attempted access has unsupported radix tree configuration in process-scoped tables	
	No higher priority exception exists	
III.6.5.3.Cond.16 Occurrence of a Data Sto	rage interrupt when the Load Atomic or Stor	re Atomic has an invalid function code
Any Load Atomic or Store Atomic instruction	The Data Storage interrupt condition holds	A Data Storage interrupt occurs
	The Load Atomic or Store Atomic has an invalid function code	
	No higher priority exception exists	

19.2.5.2. Actions taken when a Data Storage interrupt occurs

<u>Instructions potentially causing a Data Storage interrupt:</u> Load instructions, Store instructions, icbi dcbz dcbst dcbf[l] lq stq lwat ldat lbarx lharx lwarx ldarx lqarx stwat stdat stbcx. sthcx. stwcx. stdcx. stqcx.

Value of DSISR bit 38: 1 for a Store, dcbz, Load Atomic, or Store Atomic instruction; otherwise 0

Notes:

Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section 19.2.2, "Effective address of interrupt vector" [252] .

For DSISR bits 33, 34, 36, 37, 38, 41, 42, 44, 45, 46, 60, 61, 62: any one or more of these bits may be set to 1 in the DSISR, if multiple Data Storage exceptions occur for a given effective address

Instruction sequence	Compliance conditions	Expected result	
III.6.5.3.Act.1 SRR0 and SRR1 are set correctly when a Data Storage interrupt occurs			
Representative of Instructions potentially causing a Data Storage interrupt	A Data Storage interrupt occurs	SRR0 = the effective address of the instruction that caused the interrupt	
		SRR1 _{33:36} = 0	
		SRR1 _{42:47} = 0	
		All other bits of SRR1 = corresponding bits in the MSR	
III.6.5.3.Act.2 DSISR is set correctly when ed access is not found in the Page Table	a Data Storage interrupt occurs because MS	SR _{DR} = 1 and the translation for an attempt-	
Representative of Instructions potentially causing a Data Storage interrupt	A Data Storage interrupt occurs	DSISR ₃₃ = 1	
causing a Data Storage interrupt	MSR _{DR} = 1	DSISR ₃₈ = Value of DSISR bit 38	
	The translation is not found in the Page Table	DSISR bits 32, 35, 39:40, 47:59, 63 = 0	
III.6.5.3.Act.3 DSISR is set correctly when tion refers to storage that is Write Through	a Data Storage interrupt occurs because the Required or Caching Inhibited	e effective address specified by the instruc-	
Representative of	The effective address specified by the instruction refers to storage that is Write	DSISR ₃₇ = 1	
Instructions potentially causing a Data	Through Required or Caching Inhibited	DSISR ₃₈ = Value of DSISR bit 38	
Storage interrupt when referring to Write Through Required or Caching Inhibited storage	A Data Storage interrupt occurs	DSISR bits 32, 35, 39:40, 47:59, 63 = 0	
III.6.5.3.Act.4 DSISR is set correctly when	a Data Storage interrupt occurs because the	e access violates Basic Storage Protection	
Any Load or Store instruction	The access violates Basic Storage Protection	DSISR ₃₆ = 1	
	A Data Storage interrupt occurs	DSISR ₃₈ = Value of DSISR bit 38	
	A Data Storage interrupt occurs	DSISR bits 32, 35, 39:40, 47:59, 63 = 0	
III.6.5.3.Act.5 DSISR is set correctly when Storage Protection and LPCR _{KBV} = 0	a Data Storage interrupt occurs because the	e access violates Virtual Page Class Key	
Any Load or Store instruction	The access violates Virtual Page Class Key Storage Protection	DSISR ₄₂ = 1	
	LPCR _{KBV} = 0	DSISR ₃₈ = Value of DSISR bit 38	
	A Data Storage interrupt occurs	DSISR bits 32, 35, 39:40, 47:59, 63 = 0	
III 6 5 3 Act 6 DSISR is set correctly when	a Data Storage interrupt occurs because a [Data Address Watchnoint match occurs	
Any Load or Store instruction	A Data Address Watchpoint match occurs	DSISR ₄₁ = 1	
,	A Data Storage interrupt occurs	DSISR ₃₈ = Value of DSISR bit 38	
		DSISR bits 32, 35, 39:40, 47:59, 63 = 0	
III.6.5.3.Act.7 (removed)			
(removed)	(removed)	(removed)	
III.6.5.3.Act.8 DSISR is set correctly when Load or Store Caching Inhibited instruction	a Data Storage interrupt occurs because an with $MSR_DR = 1$	attempt is made to execute a Fixed-Point	

Instruction sequence	Compliance conditions	Expected result
Any Fixed-Point Load or Store Caching	MSR _{DR} = 1	DSISR ₆₂ = 1
Inhibited instruction	A Data Storage interrupt occurs	DSISR ₃₈ = Value of DSISR bit 38
		DSISR bits 32, 35, 39:40, 47:59, 63 = 0
	a Data Storage interrupt occurs because an specifying a storage location that is specified	
Any Fixed-Point Load or Store Caching	The instruction specifies a storage	DSISR ₆₂ = 1
Inhibited instruction	i i i i i i i i i i i i i i i i i i i	DSISR ₃₈ = Value of DSISR bit 38
	treated as non-Guarded	DSISR bits 32, 35, 39:40, 47:59, 63 = 0
III C F 2 Ast 10 DAD is not compatible where	A Data Storage interrupt occurs	
than a Data Address Watchpoint match)	Data Storage interrupt is caused by a cach	e management instruction (for reasons other
Representative cache management instruction that is in <i>Instructions potentially</i>	A Data Storage interrupt occurs	DAR is set to the effective address of a byte in the block that caused the exception
causing a Data Storage interrupt	No Data Address Watchpoint match occurs	byte in the block that edused the exception
III.6.5.3.Act.11 DAR is set correctly when a other than a Data Address Watchpoint mat	Data Storage interrupt is caused by a quad ch)	word load or store instruction (for reasons
Representative quadword load or store	A Data Storage interrupt occurs	DAR is set to the effective address of a
instruction that is in <i>Instructions potentially</i> causing a Data Storage interrupt	No Data Address Watchpoint match occurs	byte in the first aligned quadword for which access was attempted in the segment that caused the exception
III.6.5.3.Act.12 DAR is set correctly when a reasons other than a Data Address Watchp	Data Storage interrupt is caused by a non- point match)	quadword load or store instruction (for
Representative non-quadword load or store instruction that is in <i>Instruc-</i> tions potentially causing a Data Storage interrupt	A Data Storage interrupt occurs No Data Address Watchpoint match occurs	DAR is set to the effective address of a byte in the first aligned doubleword for which access was attempted in the segment that caused the exception
III.6.5.3.Act.13 (removed)		
(removed)	(removed)	(removed)
III.6.5.3.Act.14 If a Data Storage interrupt of	occurs in 32-bit mode the high-order 32 bits	of the DAR are set to 0
Representative of Instructions potentially causing a Data Storage interrupt	A Data Storage interrupt occurs	DAR _{32:63} = 0
causing a Data Storage interrupt	32-bit computation mode	
	DAR is set to a defined value	
III.6.5.3.Act.15 DSISR is set correctly wher conflicting process- and partition-scoped partitions.	a Data Storage interrupt occurs when the tage attributes	ranslation for an attempted access with
Representative of Instructions potentially causing a Data Storage interrupt	A Data Storage interrupt occurs	DSISR ₃₄ = 1
causing a Data Storage interrupt	The translation has conflicting process-	DSISR ₃₈ = Value of DSISR bit 38
	and partition-scoped page attributes	DSISR bits 32, 35, 39:40, 47:59, 63 = 0
III.6.5.3.Act.16 DSISR is set correctly when a Data Storage interrupt occurs when the translation for an attempted access with unsupported radix tree configuration is found		
Representative of Instructions potentially causing a Data Storage interrupt	A Data Storage interrupt occurs	DSISR ₄₄ = 1
causing a Data Storage Interrupt	The translation has unsupported radix	DSISR ₃₈ = Value of DSISR bit 38
	tree configuration	DSISR bits 32, 35, 39:40, 47:59, 63 = 0
III.6.5.3.Act.17 DSISR is set correctly when a Data Storage interrupt occurs when the appropriate process table entry or segment table entry group cannot be translated when VPM = 0 and HR = 0, or the process table entry is invalid (independent of VPM) when HR = 0		
Representative of Instructions potentially causing a Data Storage interrupt	A Data Storage interrupt occurs	DSISR ₄₆ = 1

Instruction sequence	Compliance conditions	Expected result
	The appropriate process table entry or segment table entry group cannot be translated when VPM = 0 and HR = 0, or the process table entry is invalid (independent of VPM) when HR = 0	DSISR ₃₈ = Value of DSISR bit 38 DSISR bits 32, 35, 39:40, 47:59, 63 = 0
	a Data Storage interrupt occurs when an and as the target of a paste. instruction, or an are's use	
P1	A Data Storage interrupt occurs	DSISR ₆₀ = 1
cpabort copy paste.	An accelerator is specified as the source of a copy instruction, normal memory is specified as the target of a paste. instruction, or an attempt is made to access an accelerator that is not properly configured for the software's use	DSISR ₃₈ = Value of DSISR bit 38 DSISR bits 32, 35, 39:40, 47:59, 63 = 0
III.6.5.3.Act.19 DSISR is set correctly when a Data Storage interrupt occurs because MSR _{DR} = 1 and the Load Atomic or Store Atomic has an invalid function code		
Any Load Atomic or Store Atomic instruction	A Data Storage interrupt occurs The Load Atomic or Store Atomic has an invalid function code	DSISR ₆₁ = 1 DSISR ₃₈ = Value of DSISR bit 38 DSISR bits 32, 35, 39:40, 47:59, 63 = 0

19.2.6. Data Segment Interrupt

Architecture sections:

• III.6.5.4 Data Segment Interrupt

Scenario groups:

- Conditions for occurrence of a Data Segment interrupt
- Actions taken when a Data Segment interrupt occurs

19.2.6.1. Conditions for occurrence of a Data Segment interrupt

<u>Instructions potentially causing a Data Segment interrupt:</u> Load instructions, Store instructions, icbi dcbz dcbst dcbf[l]

Indexed Move Assist instructions: Iswx stswx

Instruction sequence	Compliance conditions	Expected result
III.6.5.4.Cond.1 A Data Segment interrupt occurs when a data access cannot be performed because data address translation is enabled and the effective address of any byte of the specified storage location cannot be translated to a virtual address (Paravirtualized HPT Translation with data address translation enabled)		
Representative of Instructions potentially	MSR _{DR} = 1	A Data Segment interrupt occurs
causing a Data Segment interrupt	LPCR _{VPM} = 1	
	LPCR _{HR} = 0	
	The effective address of some byte of the storage location specified by the instruction cannot be translated to a virtual address	
	No higher priority exception exists	

Instruction sequence	Compliance conditions	Expected result
III.6.5.4.Cond.1b A Data Segment interrupt occurs when a data access cannot be performed because for the effective address specified by a Load, Store, icbi, dcbz, dcbst, or dcbf[I] instruction, $EA_{0:1} = 0b01$ or $EA_{0:1} = 0b10$ when $MSR_{HV\ PR}$ not equal to 0b10 and data address translation is enabled (Radix Tree Translation)		
Representative of Instructions potentially	MSR _{DR} = 1	A Data Segment interrupt occurs
causing a Data Segment interrupt	LPCR _{VPM} = 0	
	LPCR _{HR} = 1	
	For the effective address specified by the instruction, $EA_{0:1}$ = 0b01 or $EA_{0:1}$ = 0b10 when MSR _{HV PR} not equal to 0b10	
	No higher priority exception exists	
III.6.5.4.Cond.2 If the XER specifies a leng occur.	th of zero for an indexed Move Assist instruc	ction, a Data Segment interrupt does not
Representative of Indexed Move Assist	XER _{57:63} = 0	No Data Segment interrupt occurs
instructions	No higher priority exception exists	

19.2.6.2. Actions taken when a Data Segment interrupt occurs

Instruction sequence	Compliance conditions	Expected result
III.6.5.4.Act.1 SRR0 and SRR1 are set correctly when a Data Segment interrupt occurs		
Representative of Instructions potentially causing a Data Segment interrupt	A Data Segment interrupt occurs	SRR0 = the effective address of the instruction that caused the interrupt
		SRR1 _{33:36} = 0
		SRR1 _{42:47} = 0
		All other bits of SRR1 = corresponding bits in the MSR
III.6.5.4.Act.2 DAR is set correctly when a	Data Segment interrupt is caused by a cach	e management instruction
Representative cache management instruction that is in <i>Instructions potentially causing a Data Segment interrupt</i>	A Data Segment interrupt occurs	DAR is set to the effective address of a byte in the block that caused the exception
III.6.5.4.Act.3 DAR is set correctly when a	Data Segment interrupt is caused by a quad	word load or store instruction
Representative quadword load or store instruction that is in <i>Instructions potentially causing a Data Segment interrupt</i>	A Data Segment interrupt occurs	DAR is set to the effective address of a byte in the first aligned quadword for which access was attempted in the segment that caused the exception
III.6.5.4.Act.4 DAR is set correctly when a	Data Segment interrupt is caused by a non-	quadword load or store instruction
Representative non-quadword load or store instruction that is in <i>Instructions</i> potentially causing a Data Segment interrupt	A Data Segment interrupt occurs	DAR is set to the effective address of a byte in the first aligned doubleword for which access was attempted in the segment that caused the exception
III.6.5.4.Act.5 If a Data Segment interrupt occurs in 32-bit mode the high-order 32 bits of the DAR are set to 0		
Representative of Instructions potentially causing a Data Segment interrupt	A Data Segment interrupt occurs	DAR _{32:63} = 0
dadsing a Data Segment interrupt	32-bit computation mode	

19.2.7. Instruction Storage Interrupt

Architecture sections:

III.6.5.5 Instruction Storage Interrupt

Scenario groups:

- Conditions for occurrence of an Instruction Storage interrupt
- Actions taken when an Instruction Storage interrupt occurs

19.2.7.1. Conditions for occurrence of an Instruction Storage interrupt

Instruction Storage interrupt condition:

- (a) HPT Translation is being performed, the value of the expression ((MSR_{HV PR} = 0b10) | ((\neg VPM | \neg PRTE_V) & MSR_{IR})) is 1, and the next instruction to be executed cannot be fetched, or
- (b) Radix Tree translation is being performed and process-scoped translation prevents the next instruction to be executed from being fetched

Instruction sequence	Compliance conditions	Expected result
III.6.5.5.Cond.1 Occurrence of an Instruction Storage interrupt when the next instruction to be executed cannot be fetched because instruction address translation is enabled and the virtual address cannot be translated to a real address because no valid PTE was found for HPT translation with VPM off		
Any instruction	The Instruction Storage interrupt condition holds	An Instruction Storage interrupt occurs
	MSR _{IR} = 1	
	LPCR _{VPM} = 0	
	LPCR _{HR} = 0	
	The virtual address cannot be translated to a real address	
	No higher priority exception exists	
	ion Storage interrupt when the next instructienabled and the effective address cannot beed Radix Tree translation	
Any instruction	The Instruction Storage interrupt condition holds	An Instruction Storage interrupt occurs
	MSR _{IR} = 1	
	LPCR _{VPM} = 0	
	LPCR _{HR} = 1	
	The virtual address cannot be translated to a real address	
	No higher priority exception exists	
III.6.5.5.Cond.2 Occurrence of an Instruction the fetch access violates storage protection		n to be executed cannot be fetched because
Any instruction	The Instruction Storage interrupt condition holds	An Instruction Storage interrupt occurs

Instruction sequence	Compliance conditions	Expected result
	The fetch access violates storage protection	
	No higher priority exception exists	
	ment table entry group cannot be translated	n to be executed cannot be fetched because when VPM = 0 and HR = 0, or the process
Any instruction	The Instruction Storage interrupt condition holds	An Instruction Storage interrupt occurs
	The appropriate process table entry or segment table entry group cannot be translated when VPM = 0 and HR = 0, or the process table entry is invalid (independent of VPM) when HR = 0	
	No higher priority exception exists	
III.6.5.5.Cond.4 Occurrence of an Instruction the translation has conflicting process- and		n to be executed cannot be fetched because
Any instruction	The Instruction Storage interrupt condition holds	An Instruction Storage interrupt occurs
	The translation has conflicting process- and partition-scoped page attributes	
	No higher priority exception exists	
III.6.5.5.Cond.5 Occurrence of an Instruction the translation has unsupported radix tree		n to be executed cannot be fetched because
Any instruction	The Instruction Storage interrupt condition holds	An Instruction Storage interrupt occurs
	The translation has unsupported radix tree configuration	
	No higher priority exception exists	

19.2.7.2. Actions taken when an Instruction Storage interrupt occurs

Notes:

Setting MSR bits is checked in Section Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

For SRR1 bits 33, 34, 35, 36, 42, 44, 45, 46: any one or more of these bits may be set to 1, if multiple Instruction Storage exceptions occur due to attempting to fetch a single instruction

Instruction sequence	Compliance conditions	Expected result
III.6.5.5.Act.1 SRR0 is set correctly when a	n Instruction Storage interrupt occurs	
Any instruction	An Instruction Storage interrupt occurs	SRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present
III.6.5.5.Act.2 SRR1 is set correctly when an Instruction Storage interrupt occurs because MSR _{IR} = 1 and the translation for an attempted fetch access is not found in the Page Table		
Any instruction	$MSR_{IR} = 1$ The translation is not found in the Page	SRR1 ₃₃ = 1 SRR1 bits 43, 47 = 0
	Table	SKRI DIIS 43, 47 – 0

Instruction sequence	Compliance conditions	Expected result
	An Instruction Storage interrupt occurs	SRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
III.6.5.5.Act.3 SRR1 is set correctly when a execute or Guarded storage	an Instruction Storage interrupt occurs becau	ise the attempted fetch access is to No-
Any instruction	The fetch access is to No-execute or	SRR1 ₃₅ = 1
	Guarded storage	SRR1 bits 43, 47 = 0
	An Instruction Storage interrupt occurs	SRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
III.6.5.5.Act.4 SRR1 is set correctly when a Basic Storage Protection	n Instruction Storage interrupt occurs becau	ise the attempted fetch access violates
Any instruction	The fetch access violates Basic Storage	SRR1 ₃₆ = 1
	Protection	SRR1 bits 43, 47 = 0
	An Instruction Storage interrupt occurs	SRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
III.6.5.5.Act.5 SRR1 is set correctly when a ted by virtual page class key protection	an Instruction Storage interrupt occurs becau	ise the attempted fetch access is not permit-
Any instruction	The fetch access violates Virtual Page	SRR1 ₄₂ = 1
	Class Key Storage Protection	SRR1 bits 43, 47 = 0
	An Instruction Storage interrupt occurs	SRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
III.6.5.5.Act.6 SRR1 is set correctly when a ing process- and partition-scoped page att	an Instruction Storage interrupt occurs becauributes	ise the attempted fetch access has conflict-
Any instruction	The translation for an attempted fetch	SRR1 ₃₄ = 1
	access has conflicting process- and partition-scoped page attributes	SRR1 bits 43, 47 = 0
	An Instruction Storage interrupt occurs	SRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
III.6.5.5.Act.7 SRR1 is set correctly when a access has unsupported radix tree configu	an Instruction Storage interrupt occurs becau ration	ise the translation for an attempted fetch
Any instruction	The translation for an attempted fetch	SRR1 ₄₄ = 1
	access has unsupported radix tree configuration	SRR1 bits 43, 47 = 0
	An Instruction Storage interrupt occurs	SRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
III.6.5.5.Act.8 SRR1 is set correctly when an Instruction Storage interrupt occurs because the appropriate process table entry or segment table entry group cannot be translated when VPM = 0 and HR = 0, or the process table entry is invalid (independent of VPM) when HR = 0		
Any instruction	The appropriate process table entry or	SRR1 ₄₆ = 1
	segment table entry group cannot be translated when VPM = 0 and HR = 0, or	SRR1 bits 43, 47 = 0
	the process table entry is invalid (independent of VPM) when HR = 0	SRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
	An Instruction Storage interrupt occurs	-

19.2.8. Instruction Segment Interrupt

Architecture sections:

• III.6.5.6 Instruction Segment Interrupt

Scenario groups:

- Conditions for occurrence of an Instruction Segment interrupt
- Actions taken when an Instruction Segment interrupt occurs

19.2.8.1. Conditions for occurrence of an Instruction Segment interrupt

Instruction Segment interrupt condition:

For Paravirtualized HPT Translation, an Instruction Segment interrupt occurs when no higher priority exception exists and the next instruction to be executed cannot be fetched because instruction address translation is enabled and the effective address cannot be translated to a virtual address. For Radix Tree Translation (in other than hypervisor real mode), an Instruction Segment interrupt occurs when no higher priority exception exists and the next instruction to be executed cannot be fetched because $EA_{0:1} = 0b01$ or $EA_{0:1} = 0b10$ when MSR_{HVPR} is not equal to 0b10 and instruction address translation is enabled, or $EA_{2:63}$ is outside the range translated by the appropriate Radix Tree

Instruction sequence	Compliance conditions	Expected result	
III.6.5.6.Cond.1 Occurrence of an Instruction Segment interrupt when the next instruction to be executed cannot be fetched because the effective address cannot be translated to a virtual address (Paravirtualized HPT Translation with instruction address translation enabled)			
Any instruction	The Instruction Segment interrupt condition holds MSR _{IR} = 1 LPCR _{VPM} = 1 LPCR _{HR} = 0 The effective address cannot be translated to a virtual address No higher priority exception exists	An Instruction Segment interrupt occurs	
	struction Segment interrupt when the next instruction MSR _{HV PR} is not equal to 0b10 and instru		
Any instruction	The Instruction Segment interrupt condition holds $ \begin{aligned} & \text{MSR}_{\text{IR}} = 1 \\ & \text{LPCR}_{\text{VPM}} = 0 \\ & \text{LPCR}_{\text{HR}} = 1 \end{aligned} $ The next instruction to be executed cannot be fetched because $\text{EA}_{0:1} = \text{0b01}$ or $\text{EA}_{0:1} = \text{0b10}$ when $\text{MSR}_{\text{HV PR}}$ is not equal to 0b10 No higher priority exception exists	An Instruction Segment interrupt occurs	

19.2.8.2. Actions taken when an Instruction Segment interrupt occurs

Instruction sequence	Compliance conditions	Expected result
III.6.5.6.Act.1 SRR0 and SRR1 are set cor	rectly when an Instruction Segment interrupt	occurs
Any instruction	An Instruction Segment interrupt occurs	SRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present SRR1 _{33:36} = 0 SRR1 _{42:47} = 0 All other bits of SRR1 = corresponding bits in the MSR

19.2.9. Direct External Interrupt

Architecture sections:

• III.6.5.7.1 Direct External Interrupt

Scenario groups:

- Conditions for occurrence of a Direct External Interrupt
- Actions taken when a Direct External Interrupt occurs

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.9.1. Conditions for occurrence of a Direct External Interrupt

Direct external interrupt condition:

 $MSR_{EE} \& \neg (MSR_{HV} \& \neg MSR_{PR} \& LPCR_{HEIC}) | (\neg (LPES) \& (\neg (MSR_{HV}) | MSR_{PR})) = 1$

Instruction sequence	Compliance conditions	Expected result
III.6.5.7.1.Cond.1 Occurrence of a Direct	External Interrupt when a Direct External exc	eption exists
(No instruction sequence specified)	The Direct external interrupt condition holds	A Direct External Interrupt occurs
	A Direct External exception exists	
	No higher priority exception exists	

19.2.9.2. Actions taken when a Direct External Interrupt occurs

Instruction sequence	Compliance conditions	Expected result
III.6.5.7.1.Act.1 HSRR0 and HSRR1 are se	t correctly when a Direct External Interrupt o	occurs and LPES = 0
(No instruction sequence specified)	A Direct External Interrupt occurs LPCR _{LPES} = 0	HSRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present HSRR1 _{33:36} = 0
		HSRR1 _{42:47} = 0

Instruction sequence	Compliance conditions	Expected result
		All other bits of HSRR1 = corresponding bits in the MSR
III.6.5.7.1.Act.2 SRR0 and SRR1 are se	et correctly when a Direct External Interrup	t occurs and LPES = 1
(No instruction sequence specified)	A Direct External Interrupt occurs LPCR _{LPES} = 1	SRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present SRR1 _{33:36} = 0 SRR1 _{42:47} = 0 All other bits of SRR1 = corresponding bits in the MSR
III.6.5.7.1.Act.3 The occurrence of a Direct External interrupt does not cause the Direct External exception to cease to exist		
(No instruction sequence specified)	A Direct External Interrupt occurs	The Direct External exception that caused the interrupt still exists

19.2.10. Mediated External Interrupt

Architecture sections:

III.6.5.7.2 Mediated External Interrupt

Scenario groups:

- Conditions for occurrence of a Mediated External Interrupt
- Actions taken when a Mediated External Interrupt occurs

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.10.1. Conditions for occurrence of a Mediated External Interrupt

Mediated external interrupt condition:

 $MSR_{FF} \& (\neg (MSR_{HV}) | MSR_{PR}) = 1$

Instruction sequence	Compliance conditions	Expected result
III.6.5.7.2 Cond.1 Occurrence of a Mediated External Interrupt when a Mediated External exception exists		
(No instruction sequence specified)	The Mediated external interrupt condition holds	A Mediated External Interrupt occurs
	A Mediated External exception exists	
	No higher priority exception exists	

19.2.10.2. Actions taken when a Mediated External Interrupt occurs

Instruction sequence	Compliance conditions	Expected result
III.6.5.7.2 Act.1 HSRR0 and HSRR1 are se	et correctly when a Mediated External Interru	pt occurs and LPES = 0
(No instruction sequence specified)	A Mediated External Interrupt occurs LPCR _{LPES} = 0	HSRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present

Instruction sequence	Compliance conditions	Expected result
		HSRR1 _{33:36} = 0
		HSRR1 ₄₂ = 1
		HSRR1 _{43:47} = 0
		All other bits of HSRR1 = corresponding bits in the MSR
III.6.5.7.2 Act.2 SRR0 and SRR1 are set c	orrectly when a Mediated External Interrupt	occurs and LPES = 1
(No instruction sequence specified)	A Mediated External Interrupt occurs LPCR _{LPES} = 1	SRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present $ SRR1_{33:36} = 0 $ $ SRR1_{42:47} = 0 $ All other bits of SRR1 = corresponding bits in the MSR
III.6.5.7.2 Act.3 The occurrence of a Mediated External interrupt does not cause the Mediated External exception to cease to exist		
(No instruction sequence specified)	A Mediated External Interrupt occurs	The Mediated External exception that caused the interrupt still exists

19.2.11. Alignment Interrupt

Architecture sections:

• III.6.5.8 Alignment Interrupt

Scenario groups:

- Conditions for occurrence of an Alignment interrupt
- Actions taken when an Alignment interrupt occurs

19.2.11.1. Conditions for occurrence of an Alignment interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.8.Cond.1 Occurrence of an Alignmen	nt interrupt when a Load/Store Multiple instru	uction is executed in Little-Endian mode
Any Load/Store Multiple instruction	MSR _{LE} = 1	An Alignment interrupt occurs
	No higher priority exception exists	
III.6.5.8.Cond.2 Occurrence of an Alignment string length is not zero	nt interrupt when a Move Assist instruction is	s executed in Little-Endian mode, when the
Any Move Assist instruction	MSR _{LE} = 1	An Alignment interrupt occurs
	The designated string length != 0	
	No higher priority exception exists	
III.6.5.8.Cond.3 Occurrence of an Alignmen	nt interrupt when an instruction has an unali	gned storage operand
Representative of: copy paste. Iwat Idat Iharx Iwarx Idarx Iqarx stwat stdat sthcx. stwcx. stdcx. stqcx.	The instruction has an unaligned storage operand Execution of the instruction does not yield boundedly undefined results (according to the instruction description)	An Alignment interrupt occurs
	No higher priority exception exists	

Instruction sequence	Compliance conditions	Expected result
III.6.5.8.Cond.4 Occurrence of an Alignmen boundary	nt interrupt when a Load Atomic or Store Ato	mic instruction operand crosses a 32-byte
Any Load Atomic or Store Atomic instruction	The instruction operand crosses a 32-byte boundary	An Alignment interrupt occurs
	No higher priority exception exists	

19.2.11.2. Actions taken when an Alignment interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result	
III.6.5.8.Act.1 SRR0 and SRR1 are set correctly when an Alignment interrupt occurs			
Any instruction that may cause an Alignment interrupt	An Alignment interrupt occurs	SRR0 = the effective address of the instruction that caused the interrupt	
		SRR1 _{33:36} = 0	
		SRR1 _{42:47} = 0	
		All other bits of SRR1 = corresponding bits in the MSR	
III.6.5.8.Act.2 DAR is set correctly when ar	Alignment interrupt occurs in 64-bit mode		
Any instruction that may cause an	An Alignment interrupt occurs	DAR = the effective address computed by	
Alignment interrupt	64-bit computation mode	the instruction	
III.6.5.8.Act.3 If an Alignment interrupt occurs in 32-bit mode the high-order 32 bits of the DAR are set to 0			
Any instruction that may cause an	An Alignment interrupt occurs	DAR _{32:63} = 0	
Alignment interrupt	32-bit computation mode		

19.2.12. Program Interrupt

Architecture sections:

• III.6.5.9 Program Interrupt

Scenario groups:

- Conditions for occurrence of a Program interrupt
- Actions taken when a Program interrupt occurs

19.2.12.1. Conditions for occurrence of a Program interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.9.Cond.1 Occurrence of a Floating-Point Enabled Exception type Program interrupt when a floating-point instruction causes an enabled exception		
Any floating-point instruction	(MSR _{FE0} MSR _{FE1}) & FPSCR _{FEX} = 1	A Floating-Point Enabled Exception type Program interrupt occurs
III.6.5.9.Cond.2 Occurrence of a TM Bad Thing type Program interrupt when an rfebb, rfid, rfscv, hrfid, or mtmsrd instruction attempts to cause an illegal state transition		
Representative of: rfebb rfid rfscv hrfid mtmsrd	The instruction attempts to cause an illegal state transition	A TM Bad Thing type Program interrupt occurs

Instruction sequence	Compliance conditions	Expected result
	d Thing type Program interrupt when an rfid, rfoith a legal transaction state transition resulting by the PCR (PCR $_{ m V2.06}$ = 1)	
Representative of: rfid rfscv hrfid mtmsrd	The instruction attempts to cause a transition to Problem state with a legal transaction state transition resulting in an active transaction (Transactional or Suspended state)	A TM Bad Thing type Program interrupt occurs
III.6.5.9.Cond.4 (removed)	PCR _{v2.06} = 1	
(removed)	(removed)	(removed)
` ,	d Thing type Program interrupt when an attemp	,
trechkpt	The thread is in Transactional or Suspended state, or TEXASR _{FS} = 0	A TM Bad Thing type Program interrupt occurs
III.6.5.9.Cond.6 Occurrence of a TM Ba	d Thing type Program interrupt when an attemp	ot is made to execute tend. in Suspended
tend.	The thread is in Suspended state	A TM Bad Thing type Program interrupt occurs
III.6.5.9.Cond.7 Occurrence of a TM Ba transactional state	d Thing type Program interrupt when an attemp	ot is made to execute treclaim. in Non-
treclaim.	The thread is in Non-transactional state	A TM Bad Thing type Program interrupt occurs
III.6.5.9.Cond.8 Occurrence of a TM Ba targeting a TM register in other than No	d Thing type Program interrupt when an attemph-transactional state	ot is made to execute an mtspr instruction
mtspr	The designated SPR is a TM register The thread is not in Non-transactional state	A TM Bad Thing type Program interrupt occurs
III.6.5.9.Cond.9 A TM Bad Thing type P targeting TFHAR in Suspended state	rogram interrupt does not occur when an attem	pt is made to execute an mtspr instruction
mtspr	The designated SPR is TFHAR The thread is not in Non-transactional state	No TM Bad Thing type Program interrupt occurs
III.6.5.9.Cond.10 Occurrence of a TM B Suspended state	ad Thing type Program interrupt when an atten	npt is made to execute a stop instruction in
stop	The thread is in Suspended state	A TM Bad Thing type Program interrupt occurs
III.6.5.9.Cond.11 Occurrence of a Privile privileged instruction	ged Instruction type Program interrupt when N	$ISR_{PR} = 1$ and execution is attempted of a
Any privileged instruction	MSR _{PR} = 1	A Privileged Instruction type Program interrupt occurs
	eged Instruction type Program interrupt when Mield that contains a value having $spr_0 = 1$	$ISR_{PR} = 1$ and execution is attempted of an
mtspr or mfspr	MSR _{PR} = 1	A Privileged Instruction type Program interrupt occurs
	The SPR field contains a value having $spr_0 = 1$	
	eged Instruction type Program interrupt when M fspr instruction with an SPR field that designat or state	
mtspr or mfspr	MSR _{HV PR} = 0b00	A Privileged Instruction type Program

Instruction sequence	Compliance conditions	Expected result
	The designated SPR is accessible by the instruction only when the thread is in hypervisor state	
III.6.5.9.Cond.14 Occurrence of a Privileged Instruction type Program interrupt when $MSR_{HVPR} = 0b00$ and $LPCR_{EVIRT} = 0$, and execution of a hypervisor-privileged instruction is attempted		
Any hypervisor-privileged instruction	MSR _{HV PR} = 0b00	A Privileged Instruction type Program
	LPCR _{EVIRT} = 0	interrupt occurs
III.6.5.9.Cond.15 Occurrence of a Trap type Program interrupt when any of the conditions specified in a Trap instruction is met		
Any Trap instruction	Any of the conditions specified in the instruction is met	A Trap type Program interrupt occurs

19.2.12.2. Actions taken when a Program interrupt occurs

Instruction sequence	Compliance conditions	Expected result	
III.6.5.9.Act.1 SRR0 and SRR1 ₄₇ are set correctly when a Program interrupt occurs, for all Program interrupts except a Floating- Point Enabled Exception type Program interrupt			
Any instruction that may cause a Program interrupt	A Program interrupt occurs, of any type other than Floating-Point Enabled Exception	SRR0 = the effective address of the instruction that caused the corresponding exception	
		SRR1 ₄₇ = 0	
III.6.5.9.Act.2 SRR0 and SRR1 ₄₇ are set of Program interrupt when $MSR_{FE0\ FE1} = 0b0$	orrectly when a Program interrupt occurs, fo	r a Floating-Point Enabled Exception type	
Any floating-point instruction	MSR _{FE0 FE1} = 0b00 before instruction execution FPSCR _{FEX} = 1	SRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present	
	The instruction changes MSR _{FE0 FE1} to a nonzero value	SRR1 ₄₇ = 1	
	A Floating-Point Enabled Exception type Program interrupt occurs		
III.6.5.9.Act.3 SRR0 and SRR1 ₄₇ are set of Program interrupt when $MSR_{FE0\ FE1} = 0b1$	orrectly when a Program interrupt occurs, fo 1	r a Floating-Point Enabled Exception type	
Any floating-point instruction	MSR _{FE0 FE1} = 0b11 A Floating-Point Enabled Exception type Program interrupt occurs	SRR0 = the effective address of the instruction that caused the Floating-Point Enabled Exception	
	Program interrupt occurs	SRR1 ₄₇ = 0	
	III.6.5.9.Act.4 SRR0 and SRR1 ₄₇ are set correctly when a Program interrupt occurs, for a Floating-Point Enabled Exception type Program interrupt when MSR _{FE0 FE1} = 0b01 or 0b10		
Any floating-point instruction	MSR _{FE0 FE1} = 0b01 or 0b10 A Floating-Point Enabled Exception type Program interrupt occurs	SRR0 = the effective address of the first instruction that caused a Floating-Point Enabled Exception since the most recent time FPSCR _{FEX} was changed from 1 to 0, or of some subsequent instruction	
		SRR1 ₄₇ = 0 if there is only one instruction causing the exception, otherwise 1	
III.6.5.9.Act.5 Bits 42, 43, 45, 46 of SRR1 a	are set correctly when a TM Bad Thing type	Program interrupt occurs	
Any instruction that may cause a TM Bad Thing type Program interrupt	A TM Bad Thing type Program interrupt occurs	SRR1 ₄₂ = 1	

Instruction sequence	Compliance conditions	Expected result	
		SRR1 _{43, 45, 46} = 0	
III.6.5.9.Act.6 Bits 42, 43, 45, 46 of SRR1 a	are set correctly when a Floating-Point Enab	led Exception type Program interrupt occurs	
Any instruction that may cause a Floating-	A Floating-Point Enabled Exception type	SRR1 ₄₃ = 1	
Point Enabled Exception type Program interrupt	Program interrupt occurs	SRR1 _{42, 45, 46} = 0	
III.6.5.9.Act.7 Bits 42, 43, 45, 46 of SRR1 a	are set correctly when a Privileged Instructio	n type Program interrupt occurs	
Any instruction that may cause a	A Privileged Instruction type Program	SRR1 ₄₅ = 1	
Privileged Instruction type Program interrupt	interrupt occurs	SRR1 _{42, 43, 46} = 0	
III.6.5.9.Act.8 Bits 42, 43, 45, 46 of SRR1 a	III.6.5.9.Act.8 Bits 42, 43, 45, 46 of SRR1 are set correctly when a Trap type Program interrupt occurs		
Any instruction that may cause a Trap type Program interrupt	A Trap type Program interrupt occurs	SRR1 ₄₆ = 1	
type r rogram interrupt		SRR1 _{42, 43, 45} = 0	
III.6.5.9.Act.9 Remaining bits of SRR1 are set correctly when a Program interrupt occurs			
Any instruction that may cause a Program	A Program interrupt occurs	SRR1 _{33:36} = 0	
interrupt		SRR1 ₄₄ = 0	
		SRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR	

19.2.13. Floating-Point Unavailable Interrupt

Architecture sections:

• III.6.5.10 Floating-Point Unavailable Interrupt

Scenario groups:

- Conditions for occurrence of a Floating-Point Unavailable interrupt
- Actions taken when a Floating-Point Unavailable interrupt occurs

19.2.13.1. Conditions for occurrence of a Floating-Point Unavailable interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.10.Cond.1 Occurrence of a Floating-Point Unavailable interrupt when an attempt is made to execute a floating-point instruction and $MSR_{FP} = 0$		
Any floating-point instruction	MSR _{FP} = 0	A Floating-Point Unavailable interrupt occurs
	No higher priority exception exists	occurs

19.2.13.2. Actions taken when a Floating-Point Unavailable interrupt occurs

Instruction sequence	Compliance conditions	Expected result
III.6.5.10.Act.1 SRR0 and SRR1 are set correctly when a Floating-Point Unavailable interrupt occurs		
Any floating-point instruction	,	SRR0 = the effective address of the instruction that caused the interrupt

Instruction sequence	Compliance conditions	Expected result
		SRR1 _{33:36} = 0
		SRR1 _{42:47} = 0
		All other bits of SRR1 = corresponding bits in the MSR

19.2.14. Decrementer Interrupt

Architecture sections:

• III.6.5.11 Decrementer Interrupt

Scenario groups:

- Conditions for occurrence of a Decrementer interrupt
- · Actions taken when a Decrementer interrupt occurs

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.14.1. Conditions for occurrence of a Decrementer interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.11.Cond.1 Occurrence of a Decreme	enter interrupt when a Decrementer exceptio	n exists
(No instruction sequence specified)	A Decrementer exception exists	A Decrementer interrupt occurs
	MSR _{EE} = 1	
	No higher priority exception exists	

19.2.14.2. Actions taken when a Decrementer interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result
III.6.5.11.Act.1 SRR0 and SRR1 are set co	rrectly when a Decrementer interrupt occurs	
(No instruction sequence specified)	A Decrementer interrupt occurs	SRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present SRR1 _{33:36} = 0 SRR1 _{42:47} = 0 All other bits of SRR1 = corresponding bits in the MSR

19.2.15. Hypervisor Decrementer Interrupt

Architecture sections:

• III.6.5.12 Hypervisor Decrementer Interrupt

Scenario groups:

- Conditions for occurrence of a Hypervisor Decrementer interrupt
- Actions taken when a Hypervisor Decrementer interrupt occurs

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.15.1. Conditions for occurrence of a Hypervisor Decrementer interrupt

Hypervisor Decrementer interrupt condition:

 $(MSR_{EE} | (\neg MSR_{HV}) | MSR_{PR}) \& HDICE = 1$

Instruction sequence	Compliance conditions	Expected result
III.6.5.12.Cond.1 Occurrence of a Hypervis	or Decrementer interrupt when a Hypervisor	Decrementer exception exists
(No instruction sequence specified)	The Hypervisor Decrementer interrupt condition holds A Hypervisor Decrementer exception exists No higher priority exception exists	A Hypervisor Decrementer interrupt occurs

19.2.15.2. Actions taken when a Hypervisor Decrementer interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result		
III.6.5.12.Act.1 HSRR0 and HSRR1 are se	III.6.5.12.Act.1 HSRR0 and HSRR1 are set correctly when a Hypervisor Decrementer interrupt occurs			
(No instruction sequence specified)	A Hypervisor Decrementer interrupt occurs	HSRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present HSRR1 _{33:36} = 0 HSRR1 _{42:47} = 0 All other bits of HSRR1 = corresponding bits in the MSR		

19.2.16. Directed Privileged Doorbell Interrupt

Architecture sections:

III.6.5.13 Directed Privileged Doorbell Interrupt

Scenario groups:

- Conditions for occurrence of a Directed Privileged Doorbell interrupt
- Actions taken when a Directed Privileged Doorbell interrupt occurs

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.16.1. Conditions for occurrence of a Directed Privileged Doorbell interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.13.Cond.1 Occurrence of a Directed Privileged Doorbell interrupt when a Directed Privileged Doorbell exception exists		
(No instruction sequence specified)	A Directed Privileged Doorbell exception exists	A Directed Privileged Doorbell interrupt occurs
	MSR _{EE} = 1	
	No higher priority exception exists	

19.2.16.2. Actions taken when a Directed Privileged Doorbell interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result		
III.6.5.13.Act.1 SRR0 and SRR1 are set co	6.5.13.Act.1 SRR0 and SRR1 are set correctly when a Directed Privileged Doorbell interrupt occurs			
(No instruction sequence specified)	A Directed Privileged Doorbell interrupt occurs	SRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present SRR1 _{33:36} = 0 SRR1 _{42:47} = 0 All other bits of SRR1 = corresponding bits in the MSR		

19.2.17. System Call Interrupt

Architecture sections:

III.6.5.14 System Call Interrupt

Scenario groups:

- Conditions for occurrence of a System Call interrupt
- Actions taken when a System Call interrupt occurs

19.2.17.1. Conditions for occurrence of a System Call interrupt

Instruction sequence	Compliance conditions	Expected result	
III.6.5.14.Cond.1 Occurrence of a System Call interrupt when a System Call instruction is executed			
SC		A System Call interrupt occurs	

19.2.17.2. Actions taken when a System Call interrupt occurs

Instruction sequence	Compliance conditions	Expected result		
6.5.14.Act.1 SRR0 and SRR1 are set correctly when a System Call interrupt occurs				
sc	A System Call interrupt occurs	SRR0 = the effective address of the instruction following the System Call instruction $ SRR1_{33:36} = 0 $ $ SRR1_{42:47} = 0 $ All other bits of SRR1 = corresponding bits in the MSR		

19.2.18. Trace Interrupt

Architecture sections:

III.6.5.15 Trace Interrupt

Scenario groups:

- Conditions for occurrence of a Trace interrupt
- Actions taken when a Trace interrupt occurs

19.2.18.1. Conditions for occurrence of a Trace interrupt

Conditions in which instructions are not traced:

- The instruction is one of: rfid hrfid rfscv sc scv, Power-Saving Mode instruction
- The instruction is a Trap instruction that traps
- The instruction causes an interrupt other than Trace interrupt
- In Transactional state: the instruction is disallowed in Transactional state, or causes types of accesses that are disallowed in Transactional state
- The instruction is tbegin. executed at maximum nesting depth

Instruction sequence	Compliance conditions	Expected result		
6.5.15.Cond.1 Occurrence of a Trace interrupt when the instruction is mtmsr[d] and MSR _{TE} = 0b10				
	MSR _{TE} = 0b10 when the instruction was initiated The instruction is successfully completed None of the <i>Conditions in which instructions are not traced</i> occurs No higher priority exception exists errupt when the instruction is not mtmsr[d] a	A Trace interrupt occurs		
initiated				
Any instruction that is not mtmsr[d], and is not listed in the <i>Conditions in which instructions are not traced</i>	MSR _{TE} = 0b10 The instruction is successfully completed None of the <i>Conditions in which instructions are not traced</i> occurs No higher priority exception exists	A Trace interrupt occurs		
III.6.5.15.Cond.3 Occurrence of a Trace interrupt when a CIABR match occurs				

Instruction sequence	Compliance conditions	Expected result
Any instruction that is not listed in the Conditions in which instructions are not traced	The instruction is successfully completed None of the <i>Conditions in which instructions are not traced</i> occurs A CIABR match occurs No higher priority exception exists	A Trace interrupt occurs
III.6.5.15.Cond.4 Occurrence of a Trace int	errupt when the instruction is a Branch instr	uction and MSR _{TE} = 0b01
Any Branch instruction, and is not listed in the Conditions in which instructions are not traced	MSR _{TE} = 0b01 The instruction is successfully completed None of the <i>Conditions in which instructions are not traced</i> occurs No higher priority exception exists	A Trace interrupt occurs

19.2.18.2. Actions taken when a Trace interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result		
III.6.5.15.Act.1 SRR0 is set correctly when	III.6.5.15.Act.1 SRR0 is set correctly when a Trace interrupt occurs			
Any instruction that is not listed in the Conditions in which instructions are not traced	A Trace interrupt occurs	SRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present		
	a Trace interrupt occurs not as the result of g instruction with a string length of 0) or is sp	a CIABR match and the traced instruction is pecified to be treated as a Load instruction		
A Load instruction (other than a Load	A Trace interrupt occurs	SRR1 ₃₅ = 1		
String instruction with a string length of 0), or an instruction specified to be treated as	No CIABR match occurs	SRR1 ₃₃ = 1		
a Load instruction		SRR1 bits 34, 44:47 = 0		
		SRR1 bits 0:32, 37:42, 48:63 = corresponding bits in the MSR		
	a Trace interrupt occurs not as the result of g instruction with a string length of 0) or is s	a CIABR match and the traced instruction is pecified to be treated as a Store instruction		
A Store instruction (other than a Store String instruction with a string length of 0).	A Trace interrupt occurs	SRR1 ₃₆ = 1		
or an instruction specified to be treated as	No CIABR match occurs	SRR1 ₃₃ = 1		
a Store instruction		SRR1 bits 34, 44:47 = 0		
		SRR1 bits 0:32, 37:42, 48:63 = corresponding bits in the MSR		
III.6.5.15.Act.4 SRR1 is set correctly when	a Trace interrupt occurs as the result of a C	IABR match		
Any instruction that is not listed in the Conditions in which instructions are not	A Trace interrupt occurs	SRR1 ₄₃ = 1		
traced	A CIABR match occurs	SRR1 ₃₃ = 1		
		SRR1 bits 34, 44:47 = 0		
		SRR1 bits 0:32, 37:42, 48:63 = corresponding bits in the MSR		
III.6.5.15.Act.5 SIAR is set correctly when a Trace interrupt occurs not as the result of a CIABR match				

Instruction sequence	Compliance conditions	Expected result
Any instruction that is not listed in the	A Trace interrupt occurs	SIAR = the effective address of the traced
Conditions in which instructions are not traced	No CIABR match occurs	instruction
	MMCR0 _{PMAE} = 0	
III.6.5.15.Act.6 SDAR is set correctly when a Trace interrupt occurs not as the result of a CIABR match		
Any instruction that is not listed in the Conditions in which instructions are not	The traced instruction has a storage operand	SIAR = the effective address of the storage operand of the traced instruction
traced	A Trace interrupt occurs	
	No CIABR match occurs	
	MMCR0 _{PMAE} = 0	

19.2.19. Hypervisor Data Storage Interrupt

Architecture sections:

• III.6.5.16 Hypervisor Data Storage Interrupt

Scenario groups:

- Conditions for occurrence of an Hypervisor Data Storage interrupt
- Actions taken when a Hypervisor Data Storage interrupt occurs

19.2.19.1. Conditions for occurrence of a Hypervisor Data Storage interrupt

Hypervisor Data Storage interrupt condition:

Thread is not in hypervisor state or an unsupported MMU configuration has been found or the access has been prevented by a problem in partition-scoped Radix Tree translation, and either

- (a) HPT translation is being performed, VPM = 0, LPCR $_{KBV}$ = 1, and a Virtual Storage Page Class Key Protection exception exists or
- (b) HPT translation is being performed, the value of the expression ($-MSR_{DR}$) | (VPM & PRTE_V & MSR_{DR}) is 1, and a data access cannot be performed, or
- (c) Radix Tree translation is being performed and partition-scoped translation either does not complete or prevents an access from being performed

Instructions potentially causing a Hypervisor Data Storage interrupt when a virtual address cannot be translated to a real address or a guest real address cannot be translated to host real address: Load instructions, Store instructions, icbi dcbz dcbst dcbf[I]

Instructions potentially causing a Hypervisor Data Storage interrupt when referring to Write Through Required or Caching Inhibited storage: Iq stq Ibarx Iharx Iwarx Idarx Iqarx stbcx. sthcx. stdcx. stqcx.

<u>Instructions potentially causing a Hypervisor Data Storage interrupt when referring to Caching Inhibited storage:</u> copy paste.

<u>Instructions potentially causing a Hypervisor Data Storage interrupt when referring to Guarded storage:</u> lwat ldat stwat stdat

Instruction sequence	Compliance conditions	Expected result
III.6.5.16.Cond.1 Occurrence of a Hypervis LPCR _{KBV} =1, and a Virtual Storage Page C	or Data Storage interrupt when a HPT trans lass Key Protection exception exists	lation is being performed, VPM=0,
Any instruction that performs a data	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
access	LPCR _{VPM} = 0	
	LPCR _{HR} = 0	
	LPCR _{KBV} = 1	
	A Virtual Storage Page Class Key Protection exception exists	
	No higher priority exception exists	
	or Data Storage interrupt when data address specified by a Load, Store, icbi, dcbz, dcbst s found for the VPM translation (HR=0)	
Representative of Instructions potential-	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
ly causing a Hypervisor Data Storage interrupt when a virtual address cannot be translated to a real address	The Hypervisor Data Storage interrupt condition holds	
	MSR _{DR} = 1	
	LPCR _{VPM} = 1	
	LPCR _{HR} = 0	
	The virtual address of any byte of the storage location specified by the instruction cannot be translated to a real address because no valid PTE was found for the VPM translation	
	No higher priority exception exists	
	sor Data Storage interrupt when the guest robz, dcbst, or dcbf[I] instruction cannot be trad page table (Host Radix enabled)	
Representative of Instructions potential-	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
ly causing a Hypervisor Data Storage interrupt when a guest real address cannot be translated to a host real	The Hypervisor Data Storage interrupt condition holds	
address	LPCR _{VPM} = 1	
	LPCR _{HR} = 1	
	The guest real address of any byte of the storage location specified by the instruction cannot be translated to a host real address because no valid PTE was found in the partition-scoped page table	
	No higher priority exception exists	
	or Data Storage interrupt when data addres: specified by a Load, Store, icbi, dcbz, dcbst al addressing mechanism (HR=0)	
Representative of Instructions potentially causing a Hypervisor Data Storage interrupt when a virtual address cannot be translated to a real address	The thread is not in hypervisor state The Hypervisor Data Storage interrupt condition holds	A Hypervisor Data Storage interrupt occurs

Instruction sequence	Compliance conditions	Expected result
	MSR _{DR} = 0	
	LPCR _{VPM} = 1	
	LPCR _{HR} = 0	
	The virtual address of any byte of the storage location specified by the instruction cannot be translated to a real address by means of the virtual real addressing mechanism.	
	No higher priority exception exists	
	or Data Storage interrupt when the effective , stbcx., sthcx., stwcx., stdcx., or stqcx. instru	address specified by a Iq, stq, Iwat, Idat, uction refers to storage that is Write Through
Representative of	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
Instructions potentially causing a Hypervi- sor Data Storage interrupt when referring to Write Through Required or Caching	The Hypervisor Data Storage interrupt condition holds	
Inhibited storage	The effective address specified by the instruction refers to storage that is Write Through Required or Caching Inhibited	
	No higher priority exception exists	
III.6.5.16.Cond.5 Occurrence of a Hypervis	or Data Storage interrupt when the access v	violates storage protection
Any Load or Store instruction	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
	The Hypervisor Data Storage interrupt condition holds	
	The access violates storage protection	
	No higher priority exception exists	
III.6.5.16.Cond.6 Occurrence of a Hypervis	or Data Storage interrupt when a Data Addr	ess Watchpoint match occurs (HR = 0)
Any Load or Store instruction	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
	The Hypervisor Data Storage interrupt condition holds	
	LPCR _{VPM} = 1	
	LPCR _{HR} = 0	
	A Data Address Watchpoint match occurs	
	No higher priority exception exists	
III.6.5.16.Cond.7 (removed)	3 7 3 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
(removed)	(removed)	(removed)
III.6.5.16.Cond.8 If the XER specifies a len does not occur.	gth of zero for an indexed Move Assist instru	uction, a Hypervisor Data Storage interrupt
Representative of Indexed Move Assist instructions	XER _{57:63} = 0	No Hypervisor Data Storage interrupt occurs
in sa dedons	No higher priority exception exists	
III.6.5.16.Cond.9 Occurrence of a Hypervis process table entry could not be translated	or Data Storage interrupt when the guest rewhen HR=1	al address of a page directory entry or
Any instruction that performs a data access	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
400000	The Hypervisor Data Storage interrupt condition holds	
	LPCR _{VPM} = 1	

Instruction sequence	Compliance conditions	Expected result
	LPCR _{HR} = 1	
	The guest real address of a page directory entry or process table entry cannot be translated	
	No higher priority exception exists	
III.6.5.16.Cond.10 Occurrence of a Hyperv table entry group could not be translated w	isor Data Storage interrupt when the virtual a hen VPM=1 and HR=0	address of a process table entry or segment
Any instruction that performs a data access	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
access	The Hypervisor Data Storage interrupt condition holds	
	LPCR _{VPM} = 1	
	LPCR _{HR} = 0	
	The virtual address of a process table entry or segment table entry group cannot be translated	
	No higher priority exception exists	
III.6.5.16.Cond.11 Occurrence of a Hyperv	isor Data Storage interrupt when an unsuppo	orted MMU configuration is found
Any instruction that performs a data access	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
access	The Hypervisor Data Storage interrupt condition holds	
	An unsupported MMU configuration is found	
	No higher priority exception exists	
III.6.5.16.Cond.12 Occurrence of a Hypervinstruction refers to storage that is Caching	isor Data Storage interrupt when the effectivg Inhibited	e address specified by a copy or paste.
P1	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
cpabort	The Hypervisor Data Storage interrupt condition holds	
paste.	The effective address specified by a copy or paste. instruction refers to storage that is Caching Inhibited	
	No higher priority exception exists	
III.6.5.16.Cond.13 Occurrence of a Hyperv stdat instruction refers to storage that is G	isor Data Storage interrupt when the effectiv uarded	e address specified by a lwat, ldat, stwat, or
lwat Idat stwat stdat	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
	The Hypervisor Data Storage interrupt condition holds	
	The effective address specified by a lwat, ldat, stwat, or stdat instruction refers to storage that is Guarded	
	No higher priority exception exists	
III.6.5.16.Cond.14 Occurrence of a Hypervisor Data Storage interrupt when an accelerator is specified as the source of a copy instruction, normal memory is specified at the target of a paste. instruction, or an attempt is made to access an accelerator that is not properly configured for the software's use (HR=0)		
P1	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
cpabort	The Hypervisor Data Storage interrupt condition holds	

Instruction sequence	Compliance conditions	Expected result
сору	LPCR _{VPM} = 1	
paste.	LPCR _{HR} = 0	
	An accelerator is specified as the source of a copy instruction, normal memory is specified at the target of a paste. instruction, or an attempt is made to access an accelerator that is not properly configured for the software's use No higher priority exception exists	
III.6.5.16.Cond.15 Occurrence of a Hyperv function code (HR=0)	isor Data Storage interrupt when the Load A	tomic or Store Atomic has an invalid
Any Load Atomic or Store Atomic instruc-	The thread is not in hypervisor state	A Hypervisor Data Storage interrupt occurs
tion	The Hypervisor Data Storage interrupt condition holds	
	LPCR _{VPM} = 1	
	LPCR _{HR} = 0	
	The Load Atomic or Store Atomic has an invalid function code	
	No higher priority exception exists	

19.2.19.2. Actions taken when a Hypervisor Data Storage interrupt occurs

<u>Instructions potentially causing a Hypervisor Data Storage interrupt:</u> Load instructions, Store instructions, icbi dcbz dcbst dcbf[l] lq stq lwat ldat lbarx lharx lwarx ldarx lqarx stwat stdat stbcx. sthcx. stwcx. stdcx. stqcx.

Value of HDSISR bit 38: 1 for a Store or dcbz instruction; otherwise 0

Notes:

- Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250]. Resuming
 execution at the correct location is checked in Section 19.2.2, "Effective address of
 interrupt vector" [252].
- For HDSISR bits 33, 36, 37, 38, 41, 42, 43, 44, 45, 46, 60, 61: any one or more of these bits may be set to 1 in the HDSISR, if multiple Hypervisor Data Storage exceptions occur for a given effective address

Instruction sequence	Compliance conditions	Expected result
III.6.5.16.Act.1 HSRR0 and HSRR1 are se	t correctly when a Hypervisor Data Storage	interrupt occurs
Representative of Instructions potentially causing a Hypervisor Data Storage interrupt	A Hypervisor Data Storage interrupt occurs	HSRR0 = the effective address of the instruction that caused the interrupt $HSRR1_{33:36} = 0$ $HSRR1_{42:47} = 0$ All other bits of HSRR1 = corresponding bits in the MSR
III.6.5.16.Act.2 HDSISR is set correctly when a Hypervisor Data Storage interrupt occurs because the translation for an attempted access is not found in the Page Table		

Instruction sequence	Compliance conditions	Expected result
Representative of Instructions potential- ly causing a Hypervisor Data Storage interrupt	A Hypervisor Data Storage interrupt occurs	HDSISR ₃₃ = 1
	(MSR _{DR}) (-MSR _{DR} & VPM ₀) = 1	HDSISR ₃₈ = Value of HDSISR bit 38
	The translation is not found in the Page	HDSISR bits 32, 34:35, 39:40, 43, 47:59, 62:63 = 0
III C E 1C A et C LIBCIOD : et - everette est	Table	
	en a Hypervisor Data Storage interrupt occu Vrite Through Required or Caching Inhibited	
Representative of	The effective address specified by the instruction refers to storage that is Write	HDSISR ₃₇ = 1
Instructions potentially causing a Hypervisor Data Storage interrupt when referring	Through Required or Caching Inhibited	HDSISR ₃₈ = Value of HDSISR bit 38
to Write Through Required or Caching Inhibited storage	A Hypervisor Data Storage interrupt occurs	HDSISR bits 32, 34:35, 39:40, 43, 47:59, 62:63 = 0
	en a Hypervisor Data Storage interrupt occu	rs because the access violates Basic
Storage Protection		
Any Load or Store instruction	The access violates Basic Storage Protection	HDSISR ₃₆ = 1
	A Hypervisor Data Storage interrupt	HDSISR ₃₈ = Value of HDSISR bit 38
	occurs	HDSISR bits 32, 34:35, 39:40, 43, 47:59, 62:63 = 0
III.6.5.16.Act.5 HDSISR is set correctly who Class Key Storage Protection and LPCR _{KE}	en a Hypervisor Data Storage interrupt occu _{NV} = 0	rs because the access violates Virtual Page
Any Load or Store instruction	The access violates Virtual Page Class	HDSISR ₄₂ = 1
	Key Storage Protection A Hypervisor Data Storage interrupt occurs	HDSISR ₃₈ = Value of HDSISR bit 38
		HDSISR bits 32, 34:35, 39:40, 43, 47:59, 62:63 = 0
III.6.5.16.Act.6 HDSISR is set correctly who match occurs	en a Hypervisor Data Storage interrupt occu	rs because a Data Address Watchpoint
Any Load or Store instruction	A Data Address Watchpoint match occurs	HDSISR ₄₁ = 1
	A Hypervisor Data Storage interrupt	HDSISR ₃₈ = Value of HDSISR bit 38
	occurs	HDSISR bits 32, 34:35, 39:40, 43, 47:59, 62:63 = 0
III.6.5.16.Act.7 (removed)		
(removed)	(removed)	(removed)
III.6.5.16.Act.8 HDAR is set correctly when reasons other than a Data Address Watchp	a Hypervisor Data Storage interrupt is caus point match)	ed by a cache management instruction (for
Representative cache management instruction that is in <i>Instructions potential</i> -	A Hypervisor Data Storage interrupt occurs	HDAR is set to the effective address of a byte in the block that caused the exception
ly causing a Hypervisor Data Storage interrupt	No Data Address Watchpoint match occurs	
III.6.5.16.Act.9 HDAR is set correctly when (for reasons other than a Data Address Wa	a Hypervisor Data Storage interrupt is caus atchpoint match)	ed by a quadword load or store instruction
Representative quadword load or store	A Hypervisor Data Storage interrupt	HDAR is set to the effective address of a
instruction that is in <i>Instructions potential- ly causing a Hypervisor Data Storage</i>	occurs	byte in the first aligned quadword for which access was attempted in the page that
interrupt	No Data Address Watchpoint match occurs	caused the exception
III.6.5.16.Act.10 HDAR is set correctly whe instruction (for reasons other than a Data A	n a Hypervisor Data Storage interrupt is cau Address Watchpoint match)	sed by a non-quadword load or store
Representative non-quadword load or store instruction that is in <i>Instructions</i>	A Hypervisor Data Storage interrupt occurs	HDAR is set to the effective address of a byte in the first aligned doubleword for

Instruction sequence	Compliance conditions	Expected result
potentially causing a Hypervisor Data Storage interrupt	No Data Address Watchpoint match occurs	which access was attempted in the page that caused the exception
III.6.5.16.Act.11 (removed)		
(removed)	(removed)	(removed)
III.6.5.16.Act.12 If a Hypervisor Data Stora	ge interrupt occurs in 32-bit mode the high-c	order 32 bits of the HDAR are set to 0
Representative of Instructions potentially causing a Hypervisor Data Storage	A Hypervisor Data Storage interrupt occurs	HDAR _{32:63} = 0
interrupt	32-bit computation mode	
	HDAR is set to a defined value	
III.6.5.16.Act.13 HDSISR is set correctly what ration is found during the translation process.		urs because an unsupported MMU configu-
Any Load or Store instruction	An unsupported MMU configuration is	HDSISR ₄₄ = 1
	found during the translation process A Hypervisor Data Storage interrupt	HDSISR ₃₈ = Value of HDSISR bit 38
	occurs	HDSISR bits 32, 34:35, 39:40, 43, 47:59, 62:63 = 0
III.6.5.16.Act.14 HDSISR is set correctly be entry, or process table entry could not be tr	ecause HR=1 and the virtual / guest real add anslated	lress of a page directory entry, page table
Any Load or Store instruction	LPCR _{VPM} = 1	HDSISR ₄₆ = 1
	LPCR _{HR} = 1	HDSISR ₃₈ = Value of HDSISR bit 38
	The virtual / guest real address of a page directory entry, page table entry, or process table entry cannot be translated	HDSISR bits 32, 34:35, 39:40, 43, 47:59, 62:63 = 0
	A Hypervisor Data Storage interrupt occurs	
III.6.5.16.Act.15 HDSISR is set correctly wladdress of a process table entry or segmen	nen a Hypervisor Data Storage interrupt occ nt table entry group could not be translated	urs because HR=0, VPM=1, and the virtual
Any Load or Store instruction	LPCR _{VPM} = 1	HDSISR ₄₆ = 1
	LPCR _{HR} = 0	HDSISR ₃₈ = Value of HDSISR bit 38
	The virtual address of a process table entry or segment table entry group cannot be translated	HDSISR bits 32, 34:35, 39:40, 43, 47:59, 62:63 = 0
	A Hypervisor Data Storage interrupt occurs	
	nen a Hypervisor Data Storage interrupt occ emory is specified as the target of a paste. ir ed for the software's use (HR=0)	
P1	An accelerator is specified as the source	HDSISR ₆₀ = 1
cpabort	of a copy instruction, normal memory is specified as the target of a paste. instruc-	HDSISR ₃₈ = Value of HDSISR bit 38
сору	tion, or an attempt is made to access an accelerator that is not properly configured	HDSISR bits 32, 34:35, 39:40, 43, 47:59, 62:63 = 0
paste.	for the software's use	02.00 - 0
	A Hypervisor Data Storage interrupt occurs	
III.6.5.16.Act.17 HDSISR is set correctly when a Hypervisor Data Storage interrupt occurs because the Load Atomic or Store Atomic has an invalid function code		
Any Load Atomic or Store Atomic instruction	The Load Atomic or Store Atomic has an invalid function code	HDSISR ₆₁ = 1
	miles in section of the section of t	HDSISR ₃₈ = Value of HDSISR bit 38

Instruction sequence	Compliance conditions	Expected result
	A Hypervisor Data Storage interrupt occurs	HDSISR bits 32, 34:35, 39:40, 43, 47:59, 62:63 = 0
	en a Hypervisor Data Storage interrupt occur e translated in Paravirtualized HPT mode wit	s because a process table entry or segment h VPM=1
Any Load or Store instruction	LPCR _{VPM} = 1 LPCR _{HR} = 0 A process table entry or segment table entry group virtual address cannot be translated A Hypervisor Data Storage interrupt occurs	HDAR is loaded with the virtual address of the table entry or group
III.6.5.16.Act.19 ASDR is set correctly when a Hypervisor Data Storage interrupt occurs because the process table or process- scoped page directory or page table entry guest real address cannot be translated		
Any Load or Store instruction	The process table or process-scoped page directory or page table entry guest real address cannot be translated A Hypervisor Data Storage interrupt occurs	ASDR is loaded with the guest real address of the table entry
III.6.5.16.Act.19b ASDR is set correctly when a Hypervisor Data Storage interrupt occurs because the process or segment table entry virtual address cannot be translated		
Any Load or Store instruction	The process or segment table entry virtual address cannot be translated A Hypervisor Data Storage interrupt occurs	ASDR is loaded with the VSID of the table entry
III.6.5.16.Act.20 ASDR is set correctly when a Hypervisor Data Storage interrupt occurs because there is an unsupported radix tree configuration in the partition-scoped table		
Any Load or Store instruction	There is an unsupported radix tree configuration in the partition-scoped table A Hypervisor Data Storage interrupt occurs	ASDR is loaded with the guest real address of the storage element, process table entry, page directory entry, or page table entry

19.2.20. Hypervisor Instruction Storage Interrupt

Architecture sections:

• III.6.5.17 Hypervisor Instruction Storage Interrupt

Scenario groups:

- Conditions for occurrence of an Hypervisor Instruction Storage interrupt
- Actions taken when a Hypervisor Instruction Storage interrupt occurs

19.2.20.1. Conditions for occurrence of a Hypervisor Instruction Storage interrupt

Hypervisor Instruction Storage interrupt condition:

Thread is not in hypervisor state or an unsupported MMU configuration has been found or the access has been prevented by a problem in partition-scoped Radix Tree translation, and either

(a) HPT translation is being performed, the value of the expression ($(\neg MSR_{IR})$ | $(VPM \& PRTE_V \& MSR_{IR})$) is 1, and the next instruction to be executed cannot be fetched, or

(b) Radix Tree translation is being performed and partition-scoped translation prevents the next instruction to be executed from being fetched

Instruction sequence	Compliance conditions	Expected result
	pervisor Instruction Storage interrupt when the ne ranslation is enabled and the virtual address can	
no valid PTE was found for the HPT tr		not be translated to a real address because
Any instruction	The thread is not in hypervisor state The Hypervisor Instruction Storage interrupt condition holds	A Hypervisor Instruction Storage interrupt occurs
	MSR _{IR} = 1	
	LPCR _{VPM} = 1	
	LPCR _{HR} = 0	
	The virtual address cannot be translated to a real address because no valid PTE was found for the HPT translation	
	No higher priority exception exists	
	provisor Instruction Storage interrupt when the rest of the instruction cannot be translated to a host ole (HR=1)	
Any instruction	The thread is not in hypervisor state	A Hypervisor Instruction Storage interrupt
	The Hypervisor Instruction Storage interrupt condition holds	occurs
	LPCR _{VPM} = 1	
	LPCR _{HR} = 1	
	The virtual address cannot be translated to a real address because no valid PTE was found in the partition-scoped page table	
	No higher priority exception exists	
	pervisor Instruction Storage interrupt when the ne ranslation is disabled and the virtual address car nechanism (HR=0)	
Any instruction	The thread is not in hypervisor state	A Hypervisor Instruction Storage interrupt
	The Hypervisor Instruction Storage interrupt condition holds	occurs
	MSR _{IR} = 0	
	LPCR _{VPM} = 1	
	LPCR _{HR} = 0	
	The virtual address cannot be translated to a real address by means of the virtual real addressing mechanism	
	No higher priority exception exists	
III.6.5.17.Cond.3 Occurrence of a Hyp fetched because the fetch access viol	pervisor Instruction Storage interrupt when the neates storage protection	ext instruction to be executed cannot be
Any instruction	The thread is not in hypervisor state	A Hypervisor Instruction Storage interrupt
	The Hypervisor Instruction Storage interrupt condition holds	occurs

Instruction sequence	Compliance conditions	Expected result
	The fetch access violates storage protection	
	No higher priority exception exists	
	Hypervisor Instruction Storage interrupt when the ned dress of a page directory entry or process table entr	
Any instruction	The thread is not in hypervisor state The Hypervisor Instruction Storage	A Hypervisor Instruction Storage interrupt occurs
	interrupt condition holds	
	LPCR _{VPM} = 1	
	LPCR _{HR} = 1	
	The guest real address of a page directory entry or process table entry cannot be translated	
	No higher priority exception exists	
	Hypervisor Instruction Storage interrupt when the ness of a process table entry or segment table entry gro	
Any instruction	The thread is not in hypervisor state	A Hypervisor Instruction Storage interrupt occurs
	The Hypervisor Instruction Storage interrupt condition holds	
	LPCR _{VPM} = 1	
	LPCR _{HR} = 0	
	The virtual address of a process table entry or segment table entry group cannot be translated	
	No higher priority exception exists	
III.6.5.17.Cond.6 Occurrence of a fetched because an unsupported N	Hypervisor Instruction Storage interrupt when the ne MMU configuration is found	ext instruction to be executed cannot be
Any instruction	The thread is not in hypervisor state	A Hypervisor Instruction Storage interrupt occurs
	The Hypervisor Instruction Storage interrupt condition holds	Coodis
	An unsupported MMU configuration is found	
	No higher priority exception exists	

19.2.20.2. Actions taken when a Hypervisor Instruction Storage interrupt occurs

Notes:

- Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250]. Resuming execution at the correct location is checked in Section 19.2.2, "Effective address of interrupt vector" [252].
- For HSRR1 bits 33, 35, 36, 42, 44, 45, 46, 47: any one or more of these bits may be set to 1, if multiple Hypervisor Instruction Storage exceptions occur due to attempting to fetch a single instruction

Instruction sequence	Compliance conditions	Expected result
III.6.5.17.Act.1 HSRR0 is set correctly wh	en a Hypervisor Instruction Storage interrupt	occurs
Any instruction	A Hypervisor Instruction Storage interrupt occurs	HSRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present
III.6.5.17.Act.2 HSRR1 is set correctly whattempted fetch access is not found in the	en a Hypervisor Instruction Storage interrupt Page Table	occurs because the translation for an
Any instruction		HSRR1 ₃₃ = 1
	Table	HSRR1 bits 34, 43 = 0
	A Hypervisor Instruction Storage interrupt occurs	HSRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
III.6.5.17.Act.3 HSRR1 is set correctly wh is to No-execute or Guarded storage	en a Hypervisor Instruction Storage interrupt	occurs because the attempted fetch access
Any instruction	The fetch access is to No-execute or	HSRR1 ₃₅ = 1
	Guarded storage	HSRR1 bits 34, 43 = 0
	A Hypervisor Instruction Storage interrupt occurs	HSRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
III.6.5.17.Act.4 HSRR1 is set correctly wh violates Basic Storage Protection	en a Hypervisor Instruction Storage interrupt	occurs because the attempted fetch access
Any instruction	The fetch access violates Basic Storage	HSRR1 ₃₆ = 1
	Protection	HSRR1 bits 34, 43 = 0
	A Hypervisor Instruction Storage interrupt occurs	HSRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
III.6.5.17.Act.5 HSRR1 is set correctly wh is not permitted by virtual page class key		occurs because the attempted fetch access
Any instruction	The fetch access violates Virtual Page	HSRR1 ₄₂ = 1
	Class Key Storage Protection A Hypervisor Instruction Storage interrupt occurs	HSRR1 bits 34, 43 = 0
		HSRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
	en a Hypervisor Instruction Storage interrupt nsupported MMU configuration is found duri	
Any instruction	An unsupported MMU configuration is	HSRR1 ₄₄ = 1
	found during the translation process	HSRR1 bits 34, 43 = 0
	A Hypervisor Instruction Storage interrupt occurs	HSRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
	en a Hypervisor Instruction Storage interrupt 1 and the guest real address of a page direc	occurs when the next instruction to be ctory entry, page table entry, or process table
Any instruction	LPCR _{VPM} = 1	HSRR1 ₄₆ = 1
	LPCR _{HR} = 1	HSRR1 bits 34, 43 = 0
	The guest real address of a page directory entry, page table entry, or process table entry cannot be translated	HSRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
	A Hypervisor Instruction Storage interrupt occurs	
	en a Hypervisor Instruction Storage interrupt :0, VPM=1, and the virtual address of a proc	

Instruction sequence	Compliance conditions	Expected result
Any instruction	LPCR _{VPM} = 1	HSRR1 ₄₆ = 1
	LPCR _{HR} = 0	HSRR1 bits 34, 43 = 0
	The virtual address of a process table entry or segment table entry group cannot be translated	HSRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
	A Hypervisor Instruction Storage interrupt occurs	
	en a Hypervisor Instruction Storage interrupt tion that caused the exception was attemptir	
Any instruction	The operation that causes the exception is attempting to update storage	HSRR1 ₄₇ = 1
		HSRR1 bits 34, 43 = 0
	A Hypervisor Instruction Storage interrupt occurs	HSRR1 bits 0:32, 37:41, 48:63 = corresponding bits in the MSR
	on a Hypervisor Instruction Storage interrupt 0 and a process table entry or segment table	
Any instruction	LPCR _{VPM} = 1	HDAR is loaded with the virtual address of
	LPCR _{HR} = 0	the table entry or group
	The process table entry or segment table entry group virtual address cannot be translated	
	A Hypervisor Instruction Storage interrupt occurs	
	n a Hypervisor Instruction Storage interrupt or ocess table or process-scoped page directors	
Any instruction	The process table or process-scoped page directory or page table entry guest real address cannot be translated	ASDR is loaded with the guest real page address of the table entry
	A Hypervisor Instruction Storage interrupt occurs	
	en a Hypervisor Instruction Storage interrupt rocess or segment table entry virtual addres	
Any instruction	The process or segment table entry virtual address cannot be translated	ASDR is loaded with the VSID of the table entry
	A Hypervisor Instruction Storage interrupt occurs	
III.6.5.17.Act.12 ASDR is set correctly whe executed cannot be fetched because there	en a Hypervisor Instruction Storage interrupt e is an unsupported radix tree configuration in	occurs when the next instruction to be n the partition-scoped table
Any instruction	There is an unsupported radix tree configuration in the partition-scoped table A Hypervisor Instruction Storage interrupt	ASDR is loaded with the guest real address of the instruction, process table entry, page directory entry, or page table entry
	occurs	

19.2.21. Hypervisor Emulation Assistance Interrupt

Architecture sections:

• III.6.5.18 Hypervisor Emulation Assistance Interrupt

Scenario groups:

- Conditions for occurrence of a Hypervisor Emulation Assistance interrupt
- Actions taken when a Hypervisor Emulation Assistance interrupt occurs

19.2.21.1. Conditions for occurrence of a Hypervisor Emulation Assistance interrupt

<u>Instructions potentially causing a Hypervisor Emulation Assistance interrupt:</u> illegal instructions, reserved instructions, instructions not provided by the implementation

Instruction sequence	Compliance conditions	Expected result
III.6.5.18.Cond.1 Occurrence of a Hypervisor Emulation Assistance interrupt when execution is attempted of an instruction that is illegal or reserved or not provided by the implementation		
Representative of Instructions potentially causing a Hypervisor Emulation Assistance interrupt		A Hypervisor Emulation Assistance interrupt occurs
	or Emulation Assistance interrupt when an r PR with spr ₀ = 0 that is not provided by the i	
Representative of: mtspr, mfspr	MSR _{PR} = 1	A Hypervisor Emulation Assistance interrupt occurs
	in the encoding of the designated SPR has $spr_0 = 0$	interrupt occurs
	The designated SPR is not provided by the implementation	
III.6.5.18.Cond.3 Occurrence of a Hypervis MSR $_{PR}$ = 0 if the instruction specifies SPR	or Emulation Assistance interrupt when an r 0, 4, 5, or 6	ntspr or mfspr instruction is executed when
Representative of: mtspr, mfspr	MSR _{PR} = 0	A Hypervisor Emulation Assistance
	The designated SPR is SPR 0, 4, 5, or 6	interrupt occurs
	or Emulation Assistance interrupt when an r ction specifies an SPR other than 0, 4, 5, or	ntspr or mfspr instruction is executed when 6 that is not provided by the implementation
mtspr mfspr	MSR _{PR} = 0	A Hypervisor Emulation Assistance
	LPCR _{EVIRT} = 1	interrupt occurs
	The instruction specifies an SPR other than 0, 4, 5, or 6 that is not provided by the implementation	
	or Emulation Assistance interrupt when MSI leged instruction or of an mtspr or mfspr ins	
Representative of Instructions potentially causing a Hypervisor Emulation	MSR _{HV PR} = 00	A Hypervisor Emulation Assistance interrupt occurs
Assistance interrupt, mtspr, mfspr	LPCR _{EVIRT} = 1	
	Execution is attempted of a hypervisor privileged instruction or of an mtspr or mfspr instruction that specifies an SPR that is hypervisor privileged for the operation	

19.2.21.2. Actions taken when a Hypervisor Emulation Assistance interrupt occurs

April 7, 2020

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result	
III.6.5.18.Act.1 HSRR0 and HSRR1 are set correctly when a Hypervisor Emulation Assistance interrupt occurs when MSR $_{HV\ PR}$ = 00 and LPCR $_{EVIRT}$ = 1 and execution is attempted of a hypervisor privileged instruction or of an mtspr or mfspr instruction that specifies an SPR that is hypervisor privileged for the operation			
Representative of Instructions potentially causing a Hypervisor Emulation Assistance interrupt, mtspr, mfspr	MSR _{HV PR} = 00 LPCR _{EVIRT} = 1 Execution is attempted of a hypervisor privileged instruction or of an mtspr or mfspr instruction that specifies an SPR that is hypervisor privileged for the operation A Hypervisor Emulation Assistance interrupt occurs	$\begin{split} & \text{HSRR0} = \text{the effective address of the} \\ & \text{instruction that caused the interrupt} \\ & \text{HSRR1}_{45} = 1 \\ & \text{HSRR1}_{33:36} = 0 \\ & \text{HSRR1}_{42:44} = 0 \\ & \text{HSRR1}_{46:47} = 0 \\ & \text{All other bits of HSRR1} = \text{corresponding} \\ & \text{bits in the MSR} \end{split}$	
III.6.5.18.Act.2 HEIR is set correctly when a Hypervisor Emulation Assistance interrupt occurs			
Representative of Instructions potentially causing a Hypervisor Emulation Assistance interrupt, mtspr, mfspr	A Hypervisor Emulation Assistance interrupt occurs	HEIR = a copy of the instruction that caused the interrupt	

19.2.22. Hypervisor Maintenance Interrupt

Architecture sections:

III.6.5.19 Hypervisor Maintenance Interrupt

Scenario groups:

- Conditions for occurrence of a Hypervisor Maintenance interrupt
- Actions taken when a Hypervisor Maintenance interrupt occurs

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.22.1. Conditions for occurrence of a Hypervisor Maintenance interrupt

Hypervisor Maintenance interrupt condition:

$$(MSR_{EE} | \neg (MSR_{HV}) | MSR_{PR}) = 1$$

Instruction sequence	Compliance conditions	Expected result
III.6.5.19.Cond.1 Occurrence of a Hypervis	or Maintenance interrupt when a Hypervisor	Maintenance exception exists
(No instruction sequence specified)	The Hypervisor Maintenance interrupt condition holds	A Hypervisor Maintenance interrupt occurs
	A bit in the HMER is set to 1	
	The corresponding exception is enabled in the HMEER	

Instruction sequence	Compliance conditions	Expected result
	No higher priority exception exists	

19.2.22.2. Actions taken when a Hypervisor Maintenance interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result
III.6.5.19.Act.1 If the thread is in a power-saving mode when the interrupt would have occurred, the thread will exit the power-saving mode		
(No instruction sequence specified)	A Hypervisor Maintenance interrupt occurs The thread is in a power-saving mode	The thread exits the power-saving mode
III.6.5.19.Act.2 HSRR0 and HSRR1 are se	t correctly when a Hypervisor Maintenance i	nterrupt occurs
(No instruction sequence specified)	A Hypervisor Maintenance interrupt occurs	HSRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present HSRR1 _{33:36} = 0 HSRR1 _{42:47} = 0 All other bits of HSRR1 = corresponding bits in the MSR
III.6.5.19.Act.3 The exception bits in the HMER are sticky		
(No instruction sequence specified)	A Hypervisor Maintenance interrupt occurs	HMER unchanged

19.2.23. Directed Hypervisor Doorbell Interrupt

Architecture sections:

III.6.5.20 Directed Hypervisor Doorbell Interrupt

Scenario groups:

- Conditions for occurrence of a Directed Hypervisor Doorbell interrupt
- Actions taken when a Directed Hypervisor Doorbell interrupt occurs

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.23.1. Conditions for occurrence of a Directed Hypervisor Doorbell interrupt

<u>Directed Hypervisor Doorbell interrupt condition:</u>

 $(MSR_{EE} | \neg (MSR_{HV}) | MSR_{PR}) = 1$

Instruction sequence	Compliance conditions	Expected result
III.6.5.20.Cond.1 Occurrence of a Directed	III.6.5.20.Cond.1 Occurrence of a Directed Hypervisor Doorbell interrupt when a Directed Hypervisor Doorbell exception exists	

Instruction sequence	Compliance conditions	Expected result
(No instruction sequence specified)	A Directed Hypervisor Doorbell exception exists	A Directed Hypervisor Doorbell interrupt occurs
	MSR _{EE} = 1	
	No higher priority exception exists	

19.2.23.2. Actions taken when a Directed Hypervisor Doorbell interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result
III.6.5.20.Act.1 SRR0 and SRR1 are set co	rrectly when a Directed Hypervisor Doorbell	interrupt occurs
(No instruction sequence specified)	A Directed Hypervisor Doorbell interrupt occurs	HSRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present HSRR1 _{33:36} = 0 HSRR1 _{42:47} = 0 All other bits of HSRR1 = corresponding bits in the MSR

19.2.24. Hypervisor Virtualization Interrupt

Architecture sections:

III.6.5.21 Hypervisor Virtualization Interrupt

Scenario groups:

- Conditions for occurrence of a Hypervisor Virtualization interrupt
- Actions taken when a Hypervisor Virtualization interrupt occurs

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.24.1. Conditions for occurrence of a Hypervisor Virtualization interrupt

Hypervisor Virtualization interrupt condition:

 $((MSR_{EE} | \neg (MSR_{HV}) | MSR_{PR}) \& HVICE) = 1$

Instruction sequence	Compliance conditions	Expected result
III.6.5.21.Cond.1 Occurrence of a Hypervis	or Virtualization interrupt when a Hypervisor	Virtualization exception exists
(No instruction sequence specified)	A Hypervisor Virtualization exception exists	A Hypervisor Virtualization interrupt occurs
	MSR _{EE} = 1	
	LPCR _{HVICE} = 1	

Instruction sequence	Compliance conditions	Expected result
	No higher priority exception exists	

19.2.24.2. Actions taken when a Hypervisor Virtualization interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result	
III.6.5.21.Act.1 HSRR0 and HSRR1 are se	III.6.5.21.Act.1 HSRR0 and HSRR1 are set correctly when a Hypervisor Virtualization interrupt occurs		
(No instruction sequence specified)	A Hypervisor Virtualization interrupt occurs	HSRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present HSRR1 _{33:36} = 0 HSRR1 _{42:47} = 0 All other bits of HSRR1 = corresponding bits in the MSR	

19.2.25. Performance Monitor Interrupt

Architecture sections:

III.6.5.22 Performance Monitor Interrupt

Scenario groups:

- Conditions for occurrence of a Performance Monitor interrupt
- Actions taken when a Performance Monitor interrupt occurs

Note: this is a system-caused interrupt, not directly caused by the execution of an instruction

19.2.25.1. Conditions for occurrence of a Performance Monitor interrupt

Performance Monitor interrupt condition:

Event-based branches are disabled (MMCR0 $_{\mathsf{EBE}}$ = 0), and MSR $_{\mathsf{EE}}$ = 1, and either HFSCR $_{\mathsf{PM}}$ = 1 or the thread is in hypervisor state

Instruction sequence	Compliance conditions	Expected result
III.6.5.22.Cond.1 Occurrence of a Performa	ance Monitor interrupt when a Performance	Monitor exception exists
(No instruction sequence specified)	A Performance Monitor exception exists	A Performance Monitor interrupt occurs
	Event-based branches are disabled	
	MMCR0 _{EBE} = 0	
	MSR _{EE} = 1	
	Either HFSCR _{PM} = 1 or the thread is in hypervisor state	

Instruction sequence	Compliance conditions	Expected result
	No higher priority exception exists	

19.2.25.2. Actions taken when a Performance Monitor interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result
III.6.5.22.Act.1 SRR0 and SRR1 are set correctly when a Performance Monitor interrupt occurs		
(No instruction sequence specified)	A Performance Monitor interrupt occurs	SRR0 = the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present SRR1 _{33:36} and SRR1 _{42:47} are reserved All other bits of SRR1 = corresponding bits in the MSR
III.6.5.22.Act.2 If multiple Performance Monitor exceptions occur before the first causes a Performance Monitor interrupt, the interrupt reflects the most recent Performance Monitor exception		
(No instruction sequence specified)	Multiple Performance Monitor exceptions occur before the first causes a Performance Monitor interrupt	SRR0, SRR1, MSR reflect the most recent Performance Monitor exception

19.2.26. Vector Unavailable Interrupt

Architecture sections:

III.6.5.23 Vector Unavailable Interrupt

Scenario groups:

- Conditions for occurrence of a Vector Unavailable interrupt
- Actions taken when a Vector Unavailable interrupt occurs

19.2.26.1. Conditions for occurrence of a Vector Unavailable interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.23.Cond.1 Occurrence of a Vector Unavailable interrupt when an attempt is made to execute a Vector instruction and MSR _{VEC} = 0		
Any Vector instruction	MSR _{VEC} = 0	A Vector Unavailable interrupt occurs
	No higher priority exception exists	

19.2.26.2. Actions taken when a Vector Unavailable interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result
III.6.5.23.Act.1 SRR0 and SRR1 are set correctly when a Vector Unavailable interrupt occurs		
Any Vector instruction	A Vector Unavailable interrupt occurs	SRR0 = the effective address of the instruction that caused the interrupt
		SRR1 _{33:36} = 0
		SRR1 _{42:47} = 0
		All other bits of SRR1 = corresponding bits in the MSR

19.2.27. VSX Unavailable Interrupt

Architecture sections:

III.6.5.24 VSX Unavailable Interrupt

Scenario groups:

- Conditions for occurrence of a VSX Unavailable interrupt
- Actions taken when a VSX Unavailable interrupt occurs

19.2.27.1. Conditions for occurrence of a VSX Unavailable interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.24.Cond.1 Occurrence of a VSX Una 0	available interrupt when an attempt is made	to execute a VSX instruction and MSR _{VSX} =
Any VSX instruction	MSR _{VSX} = 0	A VSX Unavailable interrupt occurs
	No higher priority exception exists	

19.2.27.2. Actions taken when a VSX Unavailable interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result
III.6.5.24.Act.1 SRR0 and SRR1 are set c	orrectly when a VSX Unavailable interrupt oc	curs
Any VSX instruction	A VSX Unavailable interrupt occurs	SRR0 = the effective address of the instruction that caused the interrupt SRR1 _{33:36} = 0
		SRR1 _{42:47} = 0
		All other bits of SRR1 = corresponding bits in the MSR

19.2.28. Facility Unavailable Interrupt

Architecture sections:

• III.6.5.25 Facility Unavailable Interrupt

• III.6.2.11 Facility Status and Control Register

Scenario groups:

- Conditions for occurrence of a Facility Unavailable interrupt
- Actions taken when a Facility Unavailable interrupt occurs

19.2.28.1. Conditions for occurrence of a Facility Unavailable interrupt

Instruction sequence	Compliance conditions	Expected result	
III.6.5.25.Cond.1 Occurrence of a Facility Unavailable interrupt when a facility is accessed in problem state when it has been made unavailable by the FSCR			
See Section Section 19.1.1, "FSCR Facility	Enable (FE)" [247] for scenarios that check	this case.	
	III.6.5.25.Cond.2 Occurrence of a Facility Unavailable interrupt when a Performance Monitor register is accessed or a clrbhrb or mfbhrbe instruction is executed in problem state when it has been made unavailable by MMCR0		
Any instruction that accesses a Performance Monitor register, or clrbhrb or mfbhrbe	The program is in problem state The designated register has been made unavailable by MMCR0 No higher priority exception exists	A Facility Unavailable interrupt occurs	
III.6.5.25.Cond.3 Occurrence of a Facility Unavailable interrupt when the Transactional Memory Facility is accessed in any privilege state when it has been made unavailable by MSR_{TM}			
Any Transactional Memory instruction	MSR _{TM} = 0	A Facility Unavailable interrupt occurs	
	No higher priority exception exists		

19.2.28.2. Actions taken when a Facility Unavailable interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result	
III.6.5.25.Act.1 SRR0 and SRR1 are set co	III.6.5.25.Act.1 SRR0 and SRR1 are set correctly when a Facility Unavailable interrupt occurs		
Any instruction that potentially causes a Facility Unavailable interrupt	A Facility Unavailable interrupt occurs	SRR0 = the effective address of the instruction that caused the interrupt $SRR1_{33:36} = 0$ $SRR1_{42:47} = 0$ All other bits of SRR1 = corresponding bits	
		in the MSR	
III.6.5.25.Act.2 When a Facility Unavailable interrupt occurs, the IC field of the FSCR contains a binary number indicating the facility for which access was attempted.			
Any instruction that potentially causes a Facility Unavailable interrupt	A Facility Unavailable interrupt occurs	FSCR _{0:7} = the correct value indicating the facility for which access was attempted (as detailed in Section III. 6.2.11)	

19.2.29. Hypervisor Facility Unavailable Interrupt

Architecture sections:

- III.6.5.26 Hypervisor Facility Unavailable Interrupt
- III.6.2.12 Hypervisor Facility Status and Control Register

Scenario groups:

- Conditions for occurrence of a Hypervisor Facility Unavailable interrupt
- Actions taken when a Hypervisor Facility Unavailable interrupt occurs

19.2.29.1. Conditions for occurrence of a Hypervisor Facility Unavailable interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.26.Cond.1 Occurrence of a Hypervisor Facility Unavailable interrupt when a facility is accessed in problem or privileged non-hypervisor states when it has been made unavailable by the HFSCR		
See Section Section 19.1.2, "HFSCR Facility	ty Enable (FE)" [248] for scenarios that chec	ck this case.
III.6.5.26.Cond.2 Occurrence of a Hypervisor Facility Unavailable interrupt when the stop instruction is executed in privileged non hypervisor state when any of the following conditions exist ($PSSCR_{EC} = 1$, $PSSCR_{ESL} = 1$, $PSSCR_{MTL} > PSSCR_{PSLL}$, $PSSCR_{PSLL}$)		
stop	MSR _{HV PR} = 00 Any of the following conditions exist (PSSCR _{EC} = 1, PSSCR _{ESL} = 1, PSSCR _{MTL} > PSSCR _{PSLL} , PSSCR _{RL} > PSSCR _{PSLL})	A Hypervisor Facility Unavailable interrupt occurs

19.2.29.2. Actions taken when a Hypervisor Facility Unavailable interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result
III.6.5.26.Act.1 HSRR0 and HSRR1 are set correctly when a Hypervisor Facility Unavailable interrupt occurs		
Any instruction that potentially causes a Hypervisor Facility Unavailable interrupt	A Hypervisor Facility Unavailable interrupt occurs	HSRR0 = the effective address of the instruction that caused the interrupt
		HSRR1 _{33:36} = 0
		HSRR1 _{42:47} = 0
		All other bits of HSRR1 = corresponding bits in the MSR
III.6.5.26.Act.2 When a Hypervisor Facility Unavailable interrupt occurs, the facility that was accessed is indicated in the IC field of the HFSCR		
Any instruction that potentially causes a Hypervisor Facility Unavailable interrupt	A Hypervisor Facility Unavailable interrupt occurs	$HFSCR_{0:7}$ = the correct value indicating the facility for which access was attempted (as detailed in Section III. 6.2.12)

19.2.30. System Call Vectored Interrupt

Architecture sections:

III.6.5.27 System Call Vectored Interrupt

Scenario groups:

- Conditions for occurrence of a System Call Vectored interrupt
- Actions taken when a System Call Vectored interrupt occurs

19.2.30.1. Conditions for occurrence of a System Call Vectored interrupt

Instruction sequence	Compliance conditions	Expected result
III.6.5.27.Cond.1 Occurrence of a System Call Vectored interrupt when a scv instruction is executed		
scv	No higher priority exception exists	A System Call Vectored interrupt occurs

19.2.30.2. Actions taken when a System Call Vectored interrupt occurs

Note: Setting MSR bits is checked in Section 19.2.1, "Setting MSR bits" [250] . Resuming execution at the correct location is checked in Section Section 19.2.2, "Effective address of interrupt vector" [252] .

Instruction sequence	Compliance conditions	Expected result	
III.6.5.27.Act.1 LR, CTR, and MSR are set	III.6.5.27.Act.1 LR, CTR, and MSR are set correctly when a System Call Vectored interrupt occurs		
SCV	A System Call Vectored interrupt occurs	LR = the effective address of the instruction following the System Call Vectored instruction CTR _{33:36} = undefined CTR _{42:47} = undefined All other bits of CTR = corresponding bits in the MSR	

19.3. Interrupt priorities

Architecture sections:

- III.6.7 Exception Ordering
- III.6.9 Interrupt Priorities
- III.6.10 Relationship of Event-Based Branches to Interrupts

Scenario groups:

- Combinations of unordered and ordered interrupts
- Combinations of interrupts caused by the same instruction
- Combinations of interrupts occurring during instruction fetch and instruction execution
- Combinations of instruction-caused interrupts with imprecise or system-caused interrupts
- Combination of event-based branch exceptions with interrupts

<u>Instruction group:</u> one of the instruction groups A-J listed in Section III.6.9, under item 3 Instruction-Caused and Precise.

For example, instruction group A is Fixed-Loads and Stores

<u>Interrupts caused by the instruction group:</u> the interrupts listed for the given *instruction group* in Section III.6.9

For example, Hypervisor Facility Unavailable is one of the interrupts caused by instruction group

<u>Interrupt is not disabled:</u> either the thread is not in power-saving mode and the interrupt is not disabled, or the thread is in power-saving mode and the exception is enabled to cause exit from the mode

19.3.1. Combinations of unordered and ordered interrupts

Ordered exceptions: exceptions listed in section III.6.7.2 Ordered Exceptions

Guideline: each scenario in this group should be tested for a representative *ordered exception*, denoted $I_{ordered}$

Instruction causing $I_{ordered}$: any instruction that causes the exception $I_{ordered}$.

Instruction sequence	Compliance conditions	Expected result
III.6.9.Unordered.1 System Reset exception has the highest priority of all exceptions		
Instruction causing I _{ordered}	Exception I _{ordered} is created	A System Reset interrupt is generated
	System Reset exception occurs	All other exceptions are ignored
III.6.9.Unordered.2 Machine Check exceptions	on (except for those caused by an invalid at	tempt to access an accelerator) has higher
Instruction causing I _{ordered}	Exception I _{ordered} is created	A Machine Check interrupt is generated
	Machine Check exception (not due to an invalid attempt to access an accelerator) occurs	All other exceptions are ignored
	No System Reset exception occurs	
III.6.9.Unordered.3 System Reset has higher priority than Machine Check		
(No instructions required)	System Reset exception occurs	A System Reset interrupt is generated
	Machine Check exception occurs	All other exceptions are ignored

19.3.2. Combinations of interrupts caused by the same instruction

Guidelines:

- The scenario in this group should be tested for every *instruction group*, from *instruction group A* to *instruction group J*.
- For each instruction group, the scenario should be tested for every pair I_{high} , I_{low} of interrupts caused by the instruction group, such that I_{high} has higher priority than I_{low}

Instruction sequence	Compliance conditions	Expected result
III.6.9.Instr.1 For exceptions caused by an	instruction in instruction group, interrupts are	e generated according to priority
Representative of instruction group	Exception I_{high} is created	Interrupt I_{high} is generated
	Exception I _{low} is created	

Instruction sequence	Compliance conditions	Expected result
	Interrupt I _{high} is not disabled	
	Interrupt I _{low} is not disabled	

19.3.3. Combinations of interrupts occurring during instruction fetch and instruction execution

<u>Interrupts occurring during instruction fetch:</u> Instruction Storage, Instruction Segment, Hypervisor Instruction Storage (the interrupts listed in item K in Section III.6.9)

Guidelines:

- The scenario in this group should be tested for every *instruction group*, from *instruction group A* to *instruction group J*.
- For each *instruction group*, the scenario should be tested for a representative interrupt $I_{execute}$ in *interrupts caused by the instruction group*
- The interrupt I_{fetch} is a representative of interrupts occurring during instruction fetch

Instruction sequence	Compliance conditions	Expected result
III.6.9.Fetch.1 Exceptions occurring during instruction execution have higher priority than exceptions occurring during instruction fetch		
Representative of instruction group	Exception I _{execute} is created	Interrupt I _{execute} is generated
	Exception I_{fetch} is created	
	Interrupt $I_{execute}$ is not disabled	
	Interrupt I_{fetch} is not disabled	

19.3.4. Combinations of instruction-caused interrupts with imprecise or system-caused interrupts

Interrupt group: one of the interrupt groups 3-6 listed in Section III.6.9

- For example, *interrupt group 4* is Program Imprecise Mode Floating-Point Enabled Exception
- Note that interrupt group 3 includes all of the interrupts listed in items A-K in Section III.6.9

Guidelines:

- The scenario in this group should be tested for every pair of groups G_{high} , G_{low} , from interrupt group 3 to interrupt group 6, such that G_{high} has higher priority than G_{low}
- For every pair G_{high} , G_{low} , the scenario should be tested for representative interrupts I_{high} in G_{high} and I_{low} in G_{low}

III.6.9.Imprecise.1 For instruction-caused exceptions and imprecise or system-caused exceptions, interrupts are generated according to priority		
Instruction causing I _{high} and I _{low}	Exception I_{high} is created	Interrupt I _{high} is generated
	Exception I_{low} is created	
	Interrupt I_{high} is not disabled	
	Interrupt I_{low} is not disabled	

19.3.5. Combination of event-based branch exceptions with interrupts

Guideline: the scenario in this group should be tested for a representative *ordered exception*, denoted $I_{ordered}$, and a representative event-based branch exception, denoted I_{ebb}

Instruction sequence	Compliance conditions	Expected result
III.6.9.Event.1 Event-based exceptions have	ve a priority lower than all exceptions that ca	use interrupts
Instruction causing I $_{\mathrm{ordered}}$ and I $_{\mathrm{ebb}}$	Exception I _{ordered} is created	Interrupt I _{ordered} is generated
	Exception I_{ebb} is created	

20. Timer Facilities (Chapter III.7)

Table of Contents

20.1.	Time Base and Virtual Time Base	308
20.2.	Fimer facility registers	309

20.1. Time Base and Virtual Time Base

Architecture sections:

- III.7.2 Time Base (TB)
- III.7.3 Virtual Time Base (TB)

Scenario groups:

- · Writing the Time Base
- Incrementing the Virtual Time Base

20.1.1. Writing the Time Base

<u>Instruction sequence for writing the Time Base using TBL and TBU:</u> the instruction sequence specified in section III.7.2.1 of the architecture specification, which uses the mttbu and mttbl extended mnemonics

<u>Instruction sequence for writing the Time Base using TBU40:</u> the instruction sequence specified in section III.7.2.1 of the architecture specification, which uses the mttbu40 extended mnemonic.

Guideline: Each scenario in this group should be tested in both 64-bit and 32-bit computation mode.

Instruction sequence	Compliance conditions	Expected result
III.7.2.TB.1 When a mtspr instruction is executed specifying TBU40, TBU, or TBL, the associated field of the Time Base is altered and the remaining bits of the Time Base are not affected.		
mtspr	The designated SPR is TBU40, TBU, or TBL	The associated field of the Time Base is altered and the remaining bits of the Time Base are not affected
III.7.2.TB.2 Writing the Time Base using TBL and TBU		
Instruction sequence for writing the Time Base using TBL and TBU		Correct value in the Time Base
III.7.2.TB.3 Writing the Time Base using TBU40		
Instruction sequence for writing the Time Base using TBU40		Correct value in the Time Base

20.1.2. Incrementing the Virtual Time Base

Instruction sequence	Compliance conditions	Expected result
III.7.2.VTB.1 Virtual Time Base increments	at the same rate as the Time Base	

Instruction sequence	Compliance conditions	Expected result	
Any sequence of instructions	Time Base increments during execution of the instruction sequence	VTB is incremented	
	VTB != 0xFFFF_FFFF_FFFF before the increment		
III.7.2.VTB.2 When the value of Virtual Time Base becomes 0xFFFF_FFFF_FFFF (2 ⁶⁴ - 1), at the next increment its value becomes 0x0000_0000_0000_0000.			
Any sequence of instructions	Time Base increments during execution of the instruction sequence	(VTB) = 0x0000_0000_0000	
	VTB = 0xFFFF_FFFF_FFFF before the increment		

20.2. Timer facility registers

Architecture sections:

- III.7.4 Decrementer
- III.7.5 Hypervisor Decrementer
- III.7.8 Instruction Counter

Scenario groups:

- Incrementing the Decrementer and Hypervisor Decrementer
- Incrementing the Instruction Counter

20.2.1. Incrementing the Decrementer and Hypervisor Decrementer

Instruction sequence	Compliance conditions	Expected result			
III.7.4.Dec.1 The Decreme	II.7.4.Dec.1 The Decrementer is driven at the same frequency as the Time Base (Large Decrementer mode disabled)				
Any sequence of instructions	Time Base increments during execution of the instruction sequence	DEC is decremented			
	LPCR _{LD} = 0				
	DEC != 0x0000_0000 before the increment				
III.7.4.Dec.2 When the Decrementer mode disab	ecrementer value becomes 0x0000_0000, at the next decreme led)	nt its value becomes 0xFFFF_FFFF (Large			
Any sequence of instructions	Time Base increments during execution of the instruction sequence	(DEC) = 0xFFFF_FFFF			
	LPCR _{LD} = 0				
	DEC = 0x0000_0000 before the increment				
	III.7.4.Dec.3 When the contents of DEC ₃₂ change from 0 to 1, a Decrementer exception will come into existence within a reasonable period of time (Large Decrementer mode disabled)				
Any sequence of instruc-	LPCR _{LD} = 0	A Decrementer exception occurs			
tions	The contents of DEC ₃₂ change from 0 to 1				
III.7.4.Dec.4 The Hypervisor Decrementer is driven at the same frequency as the Time Base					
Any sequence of instructions	Time Base increments during execution of the instruction sequence	HDEC is decremented			
	HDEC != 0x0000_0000_0000_0000 before the increment				

Instruction sequence	Compliance conditions	Expected result			
	II.7.4.Dec.5 When the Hypervisor Decrementer value becomes 0x0000_0000_0000, at the next decrement its value becomes 0xFFFF_FFFF_FFFF_FFFF				
Any sequence of instructions	Time Base increments during execution of the instruction sequence	(HDEC) = 0xFFFF_FFFF_FFFF			
	HDEC = 0x0000_0000_0000_0000 before the increment				
	ntents of HDEC ₀ change from 0 to 1 and the thread is not in a ill come into existence within a reasonable period of time	power-saving mode, a Hypervisor			
	The contents of HDEC ₀ change from 0 to 1	A Hypervisor Decrementer exception			
tions	The thread is not in power-saving mode	occurs			
III.7.4.Dec.7 The Decreme	enter is driven at the same frequency as the Time Base (Large	Decrementer mode enabled)			
Any sequence of instructions	Time Base increments during execution of the instruction sequence	DEC is decremented			
	LPCR _{LD} = 1				
	DEC != 0x0000_0000_0000_0000 before the increment				
	ecrementer value becomes 0x0000_0000_0000_0000, at the n FF (Large Decrementer mode enabled)	ext decrement its value becomes			
Any sequence of instructions	Time Base increments during execution of the instruction sequence	(DEC) = 0xFFFF_FFFF_FFFF			
	LPCR _{LD} = 1				
	DEC = 0x0000_0000_0000_0000 before the increment				
	III.7.4.Dec.9 When the contents of DEC_0 change from 0 to 1, a Decrementer exception will come into existence within a reasonable period of time (Large Decrementer mode enabled)				
Any sequence of instruc-	LPCR _{LD} = 1	A Decrementer exception occurs			
tions	The contents of DEC ₀ change from 0 to 1				

20.2.2. Incrementing the Instruction Counter

Instruction sequence	Compliance conditions	Expected result	
III.7.8.IC.1 The Instruction	III.7.8.IC.1 The Instruction Counter counts the number of instructions that the thread has completed		
One instruction that completes		IC is incremented	

21. Debug Facilities (Chapter III.8)

Table of Contents

21.1.	Debug	facility	mechanisms		31	11
-------	-------	----------	------------	--	----	----

21.1. Debug facility mechanisms

Architecture sections:

- III.8.2 Come-From Address Register
- III.8.3 Completed Instruction Address Breakpoint
- III.8.4 Data Address Watchpoint

Scenario groups:

- Setting CFAR
- CIEA and DAW

21.1.1. Setting CFAR

Instruction sequence	Compliance conditions	Expected result	
III.8.2.CFAR.1 When an rfebb, rfid, rfscv instruction is executed, CFAR is set to the effective address of the instruction			
Representative of: rfebb rfid rfscv (CFAR) = effective address of the instru-			
III.8.2.CFAR.2 When a Branch instruction is executed and the branch is taken, the register is set to the effective address of an instruction in the instruction cache block containing the Branch instruction			
Any non-B-form Branch instruction A context synchronizing	The branch is taken	(CFAR) = the effective address of an instruction in the instruction cache block containing the Branch instruction	
operation			

21.1.2. CIEA and DAW

<u>Conditions for a Data Address Watchpoint match:</u> the conditions specified in section III.8.4 of the architecture specification.

Instruction sequence	Compliance conditions	Observability Preconditions	Expected result
III.8.3.CIEA.1 A Complete	ed Instruction Address Breakpoint match causes a Tra	ace exception 64-bit mode	
One instruction that completes	The completed instruction address is equal to CIEA _{0:61} 0b00 The thread run level matches that specified in RLM No higher priority interrupt occurs from the completion of the instruction 64-bit computation mode		A Trace exception occurs

Instruction sequence	Compliance conditions	Observability Preconditions	Expected result
III.8.3.CIEA.2 A Complete	ed Instruction Address Breakpoint match causes a Tra	ace exception 32-bit mode	'
One instruction that completes	The completed instruction address is equal to CIEA _{0:61} 0b00	High-order 32 bits of the EA are not all zeros	A Trace exception occurs
	The thread run level matches that specified in RLM		
	No higher priority interrupt occurs from the completion of the instruction		
	32-bit computation mode		
III.8.3.CIEA.3 A Data Add	lress Watchpoint match causes a Data Storage excep	otion 64-bit mode	
One Load or Store instruction (except Store Conditional or dcbz)	The Conditions for a Data Address Watchpoint match occur		A Data Storage exception occurs
Conditional of ucb2)	64-bit computation mode		
III.8.3.CIEA.4 A Data Add	ress Watchpoint match causes a Data Storage excep	otion 64-bit mode	
One Load or Store instruction (except Store	The Conditions for a Data Address Watchpoint match occur	High-order 32 bits of the EA are not all zeros	A Data Storage exception occurs
Conditional or dcbz)	32-bit computation mode		
III.8.3.CIEA.5 (removed)			
(removed)	(removed)	(removed)	(removed)
III.8.3.CIEA.6 A Data Add	lress Watchpoint match without modifying the storage	operand	
A Store instruction that causes an atomic access	The Conditions for a Data Address Watchpoint match occur		A Data Storage exception occurs
dccess			The storage operand is not modified
III.8.3.CIEA.7 Cache Man	agement instructions other than dcbz never cause a	match	
Any Cache Management instruction other than dcbz	The Conditions for a Data Address Watchpoint match occur		No Data Storage exception occurs

22. Performance Monitor Facilities (Chapter III.9)

Execution of mtspr and mfspr for the Performance Monitor facility registers (PMC1 - PMC6, MMCR0, MMCR1, MMCR2, MMCRA, SIAR, SDAR, and SIER) is tested in Section Section 17.5.1, "Correct behavior of mtspr and mfspr" [204] of this document.

23. Processor Control (Chapter III.10)

Architecture sections:

- III.10 Processor Control
- III.5.9.2 Synchronize Instruction

Instruction sequence	Compliance conditions	Expected result	
	nstruction that is accepted with Broadcast = lue of the PROCIDTAG field in the message		
<u>P1</u>	MSR _{HV} = 1	The thread t receives the Directed Hypervisor Doorbell message	
msgsnd	The interrupt is enabled (MSR _{EE} = 1) The RB operand defines a message of type 5	A Directed Hypervisor Doorbell interrupt is generated in thread t	
	The RB operand defines a message payload with Broadcast = 00		
	The PROCIDTAG field of the message payload (defined by the RB operand) is equal to the PIR _{44:63} of hypervisor thread number of t		
	nstruction that is accepted with Broadcast = thread for which $PIR_{44:63}$ is equal to the value		
P1	MSR _{HV} = 1	The thread t and all threads on the same sub-processor as t receive the Directed	
msgsnd	The interrupt is enabled (MSR _{EE} = 1)	Hypervisor Doorbell message	
	The RB operand defines a message of type 5	A Directed Hypervisor Doorbell interrupt is generated in thread t and in all threads on the same sub-processor as t	
	The RB operand defines a message payload with Broadcast = 01		
	The PROCIDTAG field of the message payload (defined by the RB operand) is equal to the PIR _{44:63} of hypervisor thread number of t		
	instruction that is accepted with Broadcast = ssor as the thread for which PIR _{44:63} is equa	: 10 in which the message is sent to all to the value of the PROCIDTAG field in the	
<u>P1</u>	MSR _{HV} = 1	The thread t and all threads on the same multi-threaded processor as t receive the	
msgsnd	The interrupt is enabled (MSR _{EE} = 1)	Directed Hypervisor Doorbell message	
	The RB operand defines a message of type 5	A Directed Hypervisor Doorbell interrupt generated in thread t and in all threads o	
	The RB operand defines a message payload with Broadcast = 10	the same multi-threaded processor as t	
	The PROCIDTAG field of the message payload (defined by the RB operand) is equal to the PIR _{44:63} of hypervisor thread number of t		
III.10.PC.3 P1 performs a message send p	rivileged instruction that is accepted		
<u>P1</u>	MSR _{HV} = 0	The thread t receives the Directed Privileged Doorbell message	
msgsndp	MSR _{PR} = 0	r milegeu Doorbell message	

Instruction	sequence		Compliance conditions	Expected result
			The interrupt is enabled (MSR _{EE} = 1)	The bit corresponding to thread t in DPDES is set to 1
			The RB operand defines a legal thread number, t, that is less than or equal to the maximum privileged thread number defined for P1	A Directed Privileged Doorbell interrupt is generated in thread t
			The RB operand defines a message of type 5	
			The TIRTAG field of the message payload is equal to the privileged thread number of t	
III.10.PC.4 (r	emoved)			
(removed)		_	(removed)	(removed)
III.10.PC.5 P	1 performs a m	nessage send in	nstruction with the interrupt disabled followed	d by a message clear instruction
<u>P1</u>			MSR _{HV} = 1	The thread t receives the Directed Hypervi-
msgsnd			The interrupt is disabled (MSR _{FF} = 0)	sor Doorbell message
msgclr			The RB operand of the msgsnd defines a message of type 5, defines a message payload with Broadcast = 00, and the PROCIDTAG field of the message payload is equal to the PIR _{44:63} of hypervisor thread number of t	Clear the Directed Hypervisor Doorbell exception that exists on thread t A Directed Hypervisor Doorbell interrupt is not generated in thread t
			The RB operand of the msgclr defines a message of type 5 and defines the hypervisor thread number of t	
III.10.PC.6 P instruction	1 performs a m	nessage send p	rivileged instruction with the interrupt disable	ed followed by a message clear privileged
<u>P1</u>			MSR _{HV} = 0	The thread t receives the Directed
msgsndp			MSR _{PR} = 0	Privileged Doorbell message
msgclrp			The interrupt is disabled (MSR _{EE} = 0) The RB operand of the msgsndp defines a legal thread number, t, that is less than or equal to the maximum privileged thread number defined for P1	Clear the Directed Privileged Doorbell exception that exists on thread t and the bit corresponding to thread t in DPDES is set to 0 A Directed Privileged Doorbell interrupt is not generated in thread t
			The RB operand of the msgsndp defines a message of type 5 and the TIRTAG field of the message payload is equal to the privileged thread number of t	
			The RB operand of the msgclrp defines a message of type 5 and defines the privileged thread number of t	
			nc, message send to P2 thread T1; P2 threa P3 thread T2 has a Directed Hypervisor Door	
P1 T0	P2 T1	<u>P3 T2</u>	MSR _{HV} = 1	On P3 T2, register r1 contains the value 1
std r1,X sync	(Directed Hypervisor Doorbell Interrupt)	(Directed Hypervisor Doorbell Interrupt)	The interrupt is enabled (MSR _{EE} = 1) On P1 T0, register r1 is set to contain the value 1	
msgsnd to P2 T1	msgsnd to P3 T2	msgsync	The RB operand of the P1 T0 msgsnd defines a message of type 5, defines a message payload with Broadcast = 00, and the PROCIDTAG field of the	

Instruction sequence	Compliance conditions	Expected result
	message payload is equal to the PIR _{44:63} of hypervisor thread number of P2 T1	
	The RB operand of the P2 T1 msgsnd defines a message of type 5, defines a message payload with Broadcast = 00, and the PROCIDTAG field of the message payload is equal to the PIR _{44:63} of hypervisor thread number of P3 T2	

Appendix A. OpenPOWER Foundation overview

The OpenPOWER Foundation was founded in 2013 as an open technical membership organization that will enable data centers to rethink their approach to technology. Member companies are enabled to customize POWER CPU processors and system platforms for optimization and innovation for their business needs. These innovations include custom systems for large or warehouse scale data centers, workload acceleration through GPU, FPGA or advanced I/O, platform optimization for SW appliances, or advanced hardware technology exploitation. OpenPOWER members are actively pursing all of these innovations and more and welcome all parties to join in moving the state of the art of OpenPOWER systems design forward.

To learn more about the OpenPOWER Foundation, visit the organization website at openpowerfoundation.org.

A.1. Foundation documentation

Key foundation documents include:

- Bylaws of OpenPOWER Foundation
- OpenPOWER Foundation Intellectual Property Rights (IPR) Policy
- OpenPOWER Foundation Membership Agreement
- OpenPOWER Anti-Trust Guidelines

More information about the foundation governance can be found at openpowerfoundation.org/about-us/governance.

A.2. Technical resources

Development resouces fall into the following general categories:

- Technical Steering Committee
- Foundation work groups
- OpenPOWER Ready documentation, products, and certification criteria
- Resource Catalog

To find all OpenPOWER resources of the following types, select the specificied combination of **Resource Type/Main Category/Sub-category** in the Resource Catalog:

Specifications Developer Resources / OpenPOWER Documents /

Specifications

Work Group Notes Developer Resources / OpenPOWER Documents / Work

Group Notes

Cloud development virtual machines

Developer Resources/Software Developer Cloud

Resources / <empty>

Developer Tools Developer Resources / Developer Tools / <empty>



Note

Use the **Search** field to focus your search using key words or phrases for specific resources.

A.3. Contact the foundation

To learn more about the OpenPOWER Foundation, please use the following contact points:

- General information -- <info@openpowerfoundation.org>
- Membership -- <membership@openpowerfoundation.org>
- Technical Work Groups and projects -- <tsc-chair@openpowerfoundation.org>
- Events and other activities -- <admin@openpowerfoundation.org>
- Press/Analysts -- press@openpowerfoundation.org>

More contact information can be found at openpowerfoundation.org/get-involved/contact-us.