# How do computers actually compute?

Team ID:

49

Authors:

Ethan Garcia

Joshua Sundararaman

Jimmy Chen

Course Coordinator:

Konstatin Kuzmin

8th December 2023

Contents Team ID: 49

## **Contents**

1 Requirements							
		1.0.1	Components Needed	2			
2 Design 1							
	2.1	Instruc	etion Set Architecture	3			
	onents	3					
		2.2.1	ALU	3			
		2.2.2	Decoder	7			
		2.2.3	Ram	11			
		2.2.4	Large Ram	16			
		2.2.5	CPU	19			
3	Desi	gn 1a		23			
4	Desi	gn 1b		25			
	Cache Implementation	26					
5	Test	bench		28			
	5.1	Fibona	cci F11	28			

1 Requirements Team ID: 49

## 1 Requirements

- **Bit Width** 16-bit
- Main Memory Size 64Ki bytes
- Main Memory Organization 8Ki x 8
- Max number of bits to be used by L1 cache: 40,000
- Additional Addressing Mode Indirect

### 1.0.1 Components Needed

Component	Function		
AC or Accumulator	Intermediate data is stored within the AC		
PC or Program Counter	As the name suggests it counts the current position of the		
	code, each line has its own address; PC needs to be incre-		
	mented after each instruction		
MAR or Memory Access Re-	Stores or fetches the 'data' at the given address		
gister			
MBR or Memory Buffer Re-	Stores the data when being transferred		
gister			
IR or Instruction Register	Stores the instruction word of the currently executing in-		
	struction		
ALU or Arithmetic and Logic	Performs arithmetic and Boolean operations		
Unit			
Main memory	Stores data and instructions		

## 2 Design 1

#### 2.1 Instruction Set Architecture

Opcode	Operation
1000	ADD
1001	HALT
1010	LOAD
1011	STORE
1100	CLEAR
1101	SKIP
1110	JUMP

### 2.2 Components

#### 2.2.1 ALU

#### **Overview:**

The ALU is a crucial component in a computer's architecture responsible for performing arithmetic and logic operations. In this 16-bit ALU, the operations include addition, subtraction, bitwise AND, bitwise OR, bitwise XOR, bitwise NOT for A, bitwise NOT for B, and clearing the output. The ALU\_Sel input determines the operation to be performed.

#### **Inputs:**

- A and B: 16-bit operands on which operations are performed
- ALU\_Sel: 4-bit input that specifies the operation to be executed.

### **Outputs:**

- ALU\_Out: 16-bit output that stores the result of the operation.
- CarryOut: 1-bit output that stores the carry bit of the operation.

### **Internal Signals:**

- ALU\_Result: 16-bit register storing the result of the selected operation.
- tmp: 17-bit wire used to calculate the carry-out during addition.

### **Operation Execution:**

• The tmp wire is used to calculate the sum of A and B along with the carry bit (if any) during addition.

- The carry-out (CarryOut) is extracted from the 17th bit of tmp.
- The result of the selected operation is determined using a case statement based on the value of ALU\_Sel.

### **Supported Operations:**

- **0000**: Addition
- 0001: Subtraction
- 0010: Bitwise AND
- **0011**: Bitwise OR
- 0100: Bitwise XOR
- 0101: Bitwise NOT for A
- 0110: Bitwise NOT for B
- 0111: Clear output

#### **Code:**


- 1. The addition operation is performed using both the assign statement and within the case statement to illustrate two different methods.
- 2. The case statement handles all possible operation cases based on the ALU\_Sel input.
- 3. The default case is set to pass the value of A when an unrecognized operation is specified.
- 4. The ALU\_Out is assigned the value of ALU\_Result to provide the result of the selected operation.

#### **Testbench:**

#### Console Output:

```
Operation: ADD, A = 00fa, B = 0002, ALU_Out = 00fc, CarryOut = 0
Operation: SUB, A = 00fa, B = 0002, ALU_Out = 00f8, CarryOut = 0
```

#### EPWave:



#### 2.2.2 Decoder

#### **Overview:**

A decoder is a digital circuit that converts an n-bit binary code into a  $2^n$  line output. In this 16-bit decoder, the input in is an n-bit binary code, and the output out is a  $2^n$ -bit vector where only one bit is set to '1' based on the input value.

#### **Inputs:**

in: An n-bit input that represents the binary code to be decoded. **Outputs:** 

out: A  $2^n$ -bit vector where only the bit corresponding to the input value is set to '1'.

#### **Parameters:**

ENCODE\_WIDTH: A parameter that determines the width of the input (in) and the number of outputs (out). Local Parameters:

latency: A local parameter set to 1, indicating the latency of the assignment operation.

#### **Operation Execution:**

The assignment statement uses the shift-left (<<) operator to set the bit at the position specified by the value of in to '1'. All other bits remain '0'.

#### **Code:**

```
`timescale 1 ns / 1 ps

module decoder #(parameter ENCODE_WIDTH = 4) (
    input [ENCODE_WIDTH-1:0] in,
    output [2**ENCODE_WIDTH-1:0] out
);

localparam latency = 1;

assign #latency out = 'b1 << in;
endmodule</pre>
```

1. The localparam statement defines a local parameter latency set to 1, indicating a single

time unit of delay for the assignment operation.

2. The assign statement performs a bitwise shift operation (ii) to set the output bit corresponding to the binary value of in to '1'. This effectively decodes the binary input into a one-hot representation.

3. The parameter ENCODE\_WIDTH determines the width of the input and the number of output bits. If ENCODE\_WIDTH is 4, then the output vector will have  $2^4 = 16$  bits.

#### **Testbench:**

```
`timescale 1 ns / 1 ps
module test_decoder;
  parameter ENCODE_WIDTH = 4;
  parameter DECODE_WIDTH = 2**ENCODE_WIDTH;
  reg osc;
  reg [ENCODE_WIDTH-1:0] in;
  reg [DECODE_WIDTH-1:0] out;
  localparam period = 10;
  wire clk;
  assign clk = osc;
  decoder #(.ENCODE_WIDTH(ENCODE_WIDTH)) u0 (
      .in(in),
      .out(out)
  );
  integer i;
  always begin // Clock wave
     #period osc = ~osc;
  end
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars;
    {osc, in} <= 0;
    for (i = 0; i < 16; i = i + 1) begin
      @(posedge clk) in = i;
      $display("Input in = %0d, Output out = %0d", in, out);
    #(period * 16) $finish;
  end
endmodule
```

Console Output:

Input in = 0, Output out = 1

Input in = 1, Output out = 1

Input in = 2, Output out = 2

Input in = 3, Output out = 4

Input in = 4, Output out = 8

Input in = 5, Output out = 16

Input in = 6, Output out = 32

Input in = 7, Output out = 64

Input in = 8, Output out = 128

Input in = 9, Output out = 256

Input in = 10, Output out = 512

Input in = 11, Output out = 1024


Input in = 12, Output out = 2048

Input in = 13, Output out = 4096

Input in = 14, Output out = 8192

Input in = 15, Output out = 16384

#### EPWave:



#### 2.2.3 Ram

#### **Overview:**

A single-port synchronous RAM module is designed to store and retrieve data based on the address provided. It is synchronous, meaning that data is read and written on clock edges. This RAM module is parameterized with options for address width (ADDR\_WIDTH), data width (DATA\_WIDTH), and length (LENGTH) of the memory.

#### **Parameters:**

- ADDR\_WIDTH: Parameter specifying the width of the address bus.
- DATA\_WIDTH: Parameter specifying the width of the data bus.
- LENGTH: Parameter specifying the length of the memory, calculated as 2<sup>(</sup>ADDR\_WIDTH).

#### **Inputs:**

- clk: Clock input for synchronous operation.
- addr: Address bus indicating the location in memory.
- data: Bidirectional data bus for read and write operations.
- cs: Chip select signal.
- we: Write enable signal.
- oe: Output enable signal.

#### **Outputs:**

- tmp\_data: Temporary storage for data during read operations.
- mem: Memory array to store data.

#### **Write Operation:**

On the positive edge of the clock (posedge clk), if the chip select (cs) and write enable (we) signals are active, the data at the specified address (addr) is updated with the input data.

#### **Read Operation:**

On the negative edge of the clock (negedge clk), if the chip select (cs) is active and write enable (we) is inactive, the data at the specified address (addr) is loaded into the temporary storage (tmp\_data).

#### **Data Output:**

The assign statement determines the output data based on chip select (cs), output enable (oe), and write enable (we). If the chip select and output enable are active while write enable is inactive, the output data is set to the temporary data (tmp\_data). Otherwise, it is set to 'bz' (high-impedance).

#### **Code:**

```
module single_port_sync_ram
  # (parameter ADDR_WIDTH = 16,
    parameter DATA_WIDTH = 8,
     parameter LENGTH = (1<<ADDR_WIDTH)</pre>
     input clk,
      input [ADDR_WIDTH-1:0] addr,
      inout [DATA_WIDTH-1:0] data,
      input cs,
      input we,
      input oe
  reg [DATA_WIDTH-1:0] tmp_data;
  reg [DATA_WIDTH-1:0] mem[LENGTH];
  always @ (posedge clk) begin
    if (cs & we)
      mem[addr] <= data;</pre>
  always @ (negedge clk) begin
      tmp_data <= mem[addr];</pre>
  assign data = cs & oe & !we ? tmp_data : 'bz; //changed from hz to bz
endmodule
```


#### **Testbench:**

```
module test_ram;
  reg clk;
  reg cs;
  reg we;
  reg oe;
reg [15:0] addr;
  wire [7:0] data;
reg [7:0] testbench_data;
  single_port_sync_ram #(.ADDR_WIDTH(16), .DATA_WIDTH(8)) test
    .addr(addr),
.data(data),
  always #20 clk = ~clk;
  assign data = !oe ? testbench_data : 'bz;
  integer i;
initial begin
    $dumpfile("dump.vcd");
    $dumpvars;
{clk, cs, we, addr, testbench_data, oe} <= 0;</pre>
    for(i = 0; i < 16; i = i+1) begin
    repeat (1) @(posedge clk) begin</pre>
         addr <= i;
         we <= 1;
cs <= 1;
oe <= 0;
         testbench_data <= $random;</pre>
         $display("Writing data %h to address %d", testbench_data, i); // Show the write Operation (we =
       end
    end
    for (i = 0; i < 16; i = i+1) begin
  repeat (1) @(posedge clk) begin</pre>
         we <= 0;
cs <= 1;
oe <= 1;
         $display("Reading data %h from address %d", data, i); // Show the read operation (we = 0)
       end
    @(posedge clk) cs <= 0;
    #30 $finish;
  end
endmodule
```

Console Output:

Writing	data	00	to address	0
Writing	data	24	to address	1
Writing	data	81	to address	2
Writing	data	09	to address	3
Writing	data	63	to address	4
Writing	data	0d	to address	5
Writing	data	8d	to address	6
Writing	data	65	to address	7
Writing	data	12	to address	8
Writing	data	01	to address	9
Writing	data	0d	to address	10
Writing	data	76	to address	11
Writing	data	3d	to address	12
Writing	data	ed	to address	13
Writing	data	8c	to address	14
Writing	data	f9	to address	15
Reading	data	c6	from address	0
Reading	data	24	from address	1
Reading	data	81	from address	2
Reading	data	09	from address	3
Reading	data	63	from address	4
Reading	data	0d	from address	5
Reading	data	8d	from address	6
Reading	data	65	from address	7
Reading	data	12	from address	8
Reading	data	01	from address	9
Reading	data	0d	from address	10
Reading	data	76	from address	11
Reading	data	3d	from address	12
Reading	data	ed	from address	13
Reading	data	8c	from address	14
Reading	data	f9	from address	15

## EPWave:



#### 2.2.4 Large Ram

#### **Overview:**

This module is designed for a 16-bit system and includes a larger single-port synchronous RAM composed of multiple smaller RAMs. It uses a decoder to generate chip select signals for each smaller RAM module based on a subset of the address bits. **Parameters:** 

- ADDR\_WIDTH: Parameter specifying the width of the address bus.
- DATA\_WIDTH: Parameter specifying the width of the data bus.
- DATA\_WIDTH\_SHIFT: Parameter determining the shift amount for splitting the data bus into two parts.

#### **Inputs:**

- clk: Clock input for synchronous operation.
- addr: Address bus indicating the location in memory.
- data: Bidirectional data bus for read and write operations.
- cs: Chip select signal.
- we: Write enable signal.
- oe: Output enable signal.

#### **Internal Wires:**

cs: 4-bit wire representing chip select signals generated by the decoder.

#### **Decoder:**

An instance of the decoder module is used to decode a subset of address bits (addr [ADDR\_WIDTH-1: ADDR\_WIDT into chip select signals (cs[3:0]).

#### **Smaller RAM Modules:**

Four instances each of smaller single-port synchronous RAM modules (u00, u01, ..., u31) are instantiated to form the larger RAM. Each instance corresponds to a different subset of address bits and has its own chip select signal (cs[0], cs[1], cs[2], cs[3]).

#### Code:

```
`include "ram.sv"
`include "decoder.sv"
parameter DATA_WIDTH_SHIFT = 1
            input clk,
input [ADDR_WIDTH-1:0] addr,
input [DATA_WIDTH-1:0] data,
input cs_input,
               input oe
      decoder #(.ENCODE_WIDTH(2)) dec
( .in(addr[ADDR_WIDTH-1:ADDR_WIDTH-2]),
   .out(cs)
     single_port_sync_ram #(.DATA_WIDTH(DATA_WIDTH/2)) u00
(    .clk(clk),
    .addr(addr[ADDR_WIDTH-3:0]),
    .data(data[(DATA_WIDTH>>DATA_WIDTH_SHIFT)-1:0]),
    .cr(sl))
               .cs(cs[0]),
.we(we),


);
single_port_sync_ram #(.DATA_WIDTH(DATA_WIDTH>>DATA_WIDTH_SHIFT)) u01
(    .clk(clk),
    .addr(addr[ADDR_WIDTH-3:0]),
    .data(data[DATA_WIDTH-1:DATA_WIDTH>>DATA_WIDTH_SHIFT]),

               .we(we),
            rgte=port_sylic_ram #(.baia_midin(baia_widin/2)) d.
.clk(clk),
.addr(addr[ADDR_WIDTH-3:0]),
.data(data[(DATA_WIDTH>>DATA_WIDTH_SHIFT)-1:0]),
.cs(cs[1]),
.we(we),
.oe(oe)
     );
single_port_sync_ram #(.DATA_WIDTH(DATA_WIDTH>>DATA_WIDTH_SHIFT)) u11
(    .clk(clk),
    .addr(addr_ADDR_WIDTH-3:0]),
    .data(data[DATA_WIDTH-1:DATA_WIDTH>>DATA_WIDTH_SHIFT]),
               .cs(cs[1]),
.we(we),
            igle=porl_syling=rall #(.bara_midth(bara_width(2)) d.
.ck(clk),
.addr(addr[ADDR_WIDTH-3:0]),
.data(data[(DATA_WIDTH>>DATA_WIDTH_SHIFT)-1:0]),
.cs(cs[2]),
.we(we),
.oe(oe)
            rgte=poit_sylle_fall *{.bATA_wIDTH\balk_wIDTH>>bATA_wIDTH_sr
.clk(clk),
.addr(addr[ADDR_wIDTH-3:0]),
.data(data[DATA_wIDTH-1:DATA_wIDTH>>DATA_wIDTH_SHIFT]),
.cs(cs[2]),
.we(we),
            injte_port_sync_ram #(.bara_wibin(bara_wibin/2)) d.
.clk(clk),
.addr(addr[ADDR_wIDTH-3:0]),
.data(data[(DATA_WIDTH>>DATA_WIDTH_SHIFT)-1:0]),
.cs(cs[3]),
              .we(we),
.oe(oe)
            .clk(clk),
.addr(addr[ADDR_WIDTH-3:0]),
.data(data[DATA_WIDTH-1:DATA_WIDTH>>DATA_WIDTH_SHIFT]),
              .we(we),
.oe(oe)
           odule
```

#### **Testbench:**

```
odule test_ram_large;
parameter ADDR_WIDTH = 18;
parameter DATA_WIDTH = 16;
  reg clk;
reg cs;
reg we;
reg oe;
reg [ADDR_WIDTH-1:0] addr;
wire [DATA_WIDTH-1:0] data;
reg [DATA_WIDTH-1:0] testbench_data;
  single_port_sync_ram_large #(.DATA_WIDTH(DATA_WIDTH)) u0
( .clk(clk),
    .addr(addr),
    .data(data[DATA_WIDTH-1:0]),
    .cs_input(cs),
  always #20 clk = ~clk;
assign data = !oe ? testbench_data : 'hz;
  repeat (2) @ (posedge clk);
     for (i = 2**(ADDR_WIDTH-2)-4; i < 2**(ADDR_WIDTH-2); i = i+1) begin repeat (1) @(posedge clk) addr <= i; we <= 1; cs <= 1; oe <= 0; testbench_data <= $random; end
     for (i = 2**(ADDR_WIDTH-1)-4; i < 2**(ADDR_WIDTH-1); i = i*1) begin
    repeat (1) @(posedge clk) addr <= i; we <= 1; cs <= 1; os <= 0; testbench_data <= $random;
end</pre>
     repeat (1) @(posedge clk) addr <= i; we <= 1; cs <= 1; oe <= 0; testbench_data <= $random; end
     for (i = 2**ADDR_WIDTH-4; i < 2**ADDR_WIDTH-4; i = i+1) begin repeat (1) @(posedge clk) addr <= i; we <= 1; cs <= 1; oe <= 0; testbench_data <= $random; end
     // Nead
for (i = 2**(ADDR_WIDTH-2)-4; i < 2**(ADDR_WIDTH-2); i = i+1) begin
repeat (1) @(posedge clk) addr <= i; we <= 0; cs <= 1; oe <= 1;
end
     for (i = 2**(ADDR_WIDTH-1)-4; i < 2**(ADDR_WIDTH-1); i = i+1) begin repeat (1) @(posedge clk) addr <= i; we <= 0; cs <= 1; oe <= 1; end
for (i = 2**(ADDR_WIDTH-1)*2**(ADDR_WIDTH-2)-4; i < 2**(ADDR_WIDTH-1)*2**(ADDR_WIDTH-2); i = i+1) begin
     repeat (1) @(posedge clk) addr <= i; we <= 0; cs <= 1; oe <= 1; end
     for (i = 2**ADDR_WIDTH-4; i < 2**ADDR_WIDTH-4; i = i+1) begin repeat (1) @(posedge clk) addr <= i; we <= 0; cs <= 1; oe <= 1; end
```

#### EPWave:



#### 2.2.5 CPU

#### **Overview:**

The module represents a basic 16-bit CPU with a simple instruction set architecture. The CPU fetches, decodes, and executes instructions stored in memory. The memory is implemented using the single\_port\_sync\_ram\_large module, and arithmetic/logic operations are performed using the alu module. The CPU executes a Fibonacci sequence calculation as an example program. **Parameters:** 

- ADDR\_WIDTH: Parameter specifying the width of the address bus.
- DATA\_WIDTH: Parameter specifying the width of the data bus.

Clock Generation: The module includes a clock (clk) derived from an oscillator (osc). The clock waveform is generated with a period of 10 time units, using a toggling osc signal.

Memory (RAM): An instance of the single\_port\_sync\_ram\_large module is instantiated to represent the memory (RAM) for storing program instructions and data. The RAM is 16 bits wide, and the address width is 18 bits. ALU (Arithmetic Logic Unit): An instance of the alu module (alu16) is instantiated to perform arithmetic and logic operations. It takes two 16-bit inputs (A and B) and produces a 16-bit output (ALU\_Out). The ALU selection (ALU\_Sel) is controlled by the CPU instructions. Registers: Several registers are defined for the CPU, including:

- MAR (Memory Address Register)
- data (Data Bus)
- testbench\_data (Testbench Data)
- A and B (ALU Inputs)
- ALU\_Out (ALU Output)
- PC (Program Counter)
- IR (Instruction Register)
- MBR (Memory Buffer Register)

#### • AC (Accumulator)

**Instruction Execution Loop:** The CPU includes an initial block that initializes the clock waveform and sets up the program for Fibonacci sequence calculation. A loop is implemented for instruction execution, where instructions are fetched, decoded, and executed in a sequential manner. The program uses a simple instruction set, where each instruction is a 16-bit word.

**Instruction Set:** The instruction set includes operations such as load, store, add, subtract, logical AND, logical OR, halt, skip, jump, and clear accumulator.

#### Code:

```
module test_cpu;
  parameter ADDR_WIDTH = 18;
  parameter DATA_WIDTH = 16;
         reg osc;
         localparam period = 10;
        wire clk;
assign clk = osc;
         reg cs;
         reg we;
         reg oe;
         integer i;
         reg [ADDR_WIDTH-1:0] MAR;
         wire [DATA_WIDTH-1:0] data;
reg [DATA_WIDTH-1:0] testbench_data;
         assign data = !oe ? testbench_data :
         single_port_sync_ram_large #(.DATA_WIDTH(DATA_WIDTH)) ram
( .clk(clk),
            .addr(MAR),
.data(data[DATA_WIDTH-1:0]),
        reg [15:0] A;
reg [15:0] B;
reg [15:0] ALU_Out;
reg [1:0] ALU_Sel;
alu alu16(
                 .B(B), // ALU 16-bit Inputs
.ALU_Sel(ALU_Sel),// ALU Selection
.ALU_Out(ALU_Out) // ALU 16-bit Output
        reg [15:0] PC = 'h100;
reg [15:0] IR = 'h0;
reg [15:0] MBR = 'h0;
reg [15:0] AC = 'h0;
         initial osc = 1; //init clk = 1 for positive-edge triggered
         always begin
                   #period osc = ~osc;
         end
         initial begin
                $dumpfile("dump.vcd");
                 $dumpvars;
            $dumpvars;
// Fibonacci 11 program
@(posedge clk) MAR <= 'h0000100; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10000005;
@(posedge clk) MAR <= 'h0000102; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10000006;
@(posedge clk) MAR <= 'h0000104; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10110007;
@(posedge clk) MAR <= 'h0000106; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10110007;
@(posedge clk) MAR <= 'h0000108; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10110004;
@(posedge clk) MAR <= 'h000010A; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10110004;
@(posedge clk) MAR <= 'h000010C; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10110006;
@(posedge clk) MAR <= 'h000010C; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10110006;
@(posedge clk) MAR <= 'h000011C; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10110006;
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10110008;
@(posedge clk) MAR <= 'h0000114; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10110008;
@(posedge clk) MAR <= 'h0000114; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10010000;
@(posedge clk) MAR <= 'h0000116; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10010000;
@(posedge clk) MAR <= 'h0000116; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10010000;
@(posedge clk) MAR <= 'h0000116; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10010000;
@(posedge clk) MAR <= 'h0000116; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h10010000;
@(posedge clk) MAR <= 'h0000116; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h100100000;
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h100000000;
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h100000000;
@(posedge clk) MAR <= 'h0000120; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h100000000;
@(posedge clk) MAR <= 'h0000120; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h100000000;
@(posedge clk) MAR <= 'h0000120; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h100000000;
@(posedge clk) MAR <= 'h1
                 @(posedge\ clk)\ MAR <= 'h0000122;\ we <= 1;\ cs <= 1;\ oe <= 0;\ testbench_data <= 'hFFF
```

```
@(posedge clk) PC <= 'h0000100;
              for (i = 0; i < 62; i = i+1) begin
                                   @(posedge clk) MAR <= PC; we <= 0; cs <= 1; oe <= 1;
@(posedge clk) IR <= data;
@(posedge clk) PC <= PC + 1;
                    case(IR[15:12])
    4'b0001: begin//load
       @(posedge clk) MAR <= IR[11:0];
       @(posedge clk) MBR <= data;
       #20;</pre>
                                                   @(posedge clk) AC <= MBR;
                             end
                                           4'b0010: begin//store

@(posedge clk) MAR <= IR[11:0];

@(posedge clk) MBR <= AC;

@(posedge clk) we <= 1; oe <= 0; testbench_data <= MBR;
                                     @(posedge clk) MBR <= IR[11:0];
@(posedge clk) MBR <= data;</pre>
                                                 @(posedge clk) ALU_Sel <= 'b01; A <= AC; B <= MBR;
@(posedge clk) AC <= ALU_Out;
                                       00100: begin//subtract
  @(posedge clk) MAR <= IR[11:0];
  @(posedge clk) MBR <= data;</pre>
                                                  @(posedge clk) ALU_Sel <= 'b10; A <= AC; B <= MBR;
@(posedge clk) AC <= ALU_Out;
                             end
                                      b0101: begin//and
@(posedge clk) MAR <= IR[11:0];
@(posedge clk) MBR <= data;
                                                  @(posedge clk) ALU_Sel <= 'bl1; A <= AC; B <= MBR;
@(posedge clk) AC <= ALU_Out;
                             end
                                     d
b0110: begin//or
    @(posedge clk) MAR <= IR[11:0];
    @(posedge clk) MBR <= data;
    #20;</pre>
                                                 @(posedge clk) ALU_Sel <= 'b00; A <= AC; B <= MBR;
@(posedge clk) AC <= ALU_Out;
                                   b0111: begin//halt
@(posedge clk) PC <= PC - 1;
                                                00: begin//skip
                                  @(posedge clk)
if(IR[11:10]==2'b01 && AC == 0) PC <= PC + 1;
else if(IR[11:10]==2'b00 && AC < 0) PC <= PC + 1;
else if(IR[11:10]==2'b10 && AC > 0) PC <= PC + 1;
                          end
4'b1001: begin //jump
@(posedge clk) PC <= IR[11:0];</pre>
                                  'bl010: begin
@(posedge clk) AC <= 0;
                            end
             @(posedge clk) MAR <= 'h10110004; we <= 0; cs <= 1; oe <= 1; e < 1; e <
              #20 $finish;
endmodule
```

#### **Testbench:** EPWave:

```
| 100.000 | 200.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.000 | 100.
```

## 3 Design 1a

CPU with indirect addressing.

```
module test_cpu;
  parameter ADDR_WIDTH = 18;
  parameter DATA_WIDTH = 16;
             reg osc;
localparam period = 10;
          wire clk;
assign clk = osc;
          reg cs;
reg we;
reg oe;
integer i;
reg [ADDR_WIDTH-1:0] MAR;
wire [DATA_WIDTH-1:0] data;
reg [DATA_WIDTH-1:0] testbench_data;
assign data = !oe ? testbench_data : 'hz;
             single_port_sync_ram_large #(.DATA_WIDTH(DATA_WIDTH)) ram
( .clk(clk),
 .addr(MAR),
 .data(data[DATA_WIDTH-1:0]),
 .cs_input(cs),
             reg [15:0] A;
reg [15:0] B;
reg [15:0] ALU_Out;
reg [1:0] ALU_Sel;
alu alu16(
.A(A),
                           .ALU_Sel(ALU_Sel),// ALU Selection
.ALU_Out(ALU_Out) // ALU 16-bit Output
             reg [15:0] PC = 'h100
reg [15:0] IR = 'h0;
reg [15:0] MBR = 'h0;
reg [15:0] AC = 'h0;
             initial osc = 1; //init clk = 1 for positive-edge triggered
always begin // Clock wave
#period osc = ~osc;
             initial begin
  $dumpfile("dump.vcd");
  $dumpvars;
                    Q(posedge clk) MAR <= 'h0000100; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000100; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000102; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000104; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000106; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000104; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000104; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000104; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h00001010; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000110; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000116; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000118; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge cl
```

```
@(posedge clk) MAR <= 'h0000124; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h00001
@(posedge clk) MAR <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 'h0000126; we <= 0; testbench_data <= 'h0000126; we <= 1; cs <= 1; oe <= 0; testbench_data <= 0; oe <= 0; oe <= 0; testbench_data <= 0; oe <= 0; oe <= 0; testbench_data <= 0; oe <=
                           @(posedge clk) PC <= 'h0000100;
                           for (i = 0; i < 62; i = i+1) begin
                                                                  @(posedge clk) MAR <= PC; we <= 0; cs <= 1; oe <= 1; @(posedge clk) IR <= data; @(posedge clk) PC <= PC + 1;
                                     case(IR[15:12])
4'b0001: begin//load
    @(posedge clk) MAR <= IR[11:0];
    @(posedge clk) MBR <= data;</pre>
                                                                                             @(posedge clk) AC <= MBR;
                                                                                   4'b0010: begin//store
@(posedge clk) MAR <= IR{11:0};
@(posedge clk) MBR <= AC;
@(posedge clk) we <= 1; oe <= 0; testbench_data <= MBR;
#20;
#1;
                                                             #1;
@(posedge clk) ALU_Sel <= 'b01; A <= AC; B <= MBR;
@(posedge clk) AC <= ALU_Out;
                                                                                 plo0: begin//subtract
@(posedge clk) MAR <= IR[11:0];
@(posedge clk) MBR <= data;
#20;</pre>
                                                                                             @(posedge clk) ALU_Sel <= 'bl0; A <= AC; B <= MBR; @(posedge clk) AC <= ALU_Out;
                                                                          display the second of the seco
                                                                            |
| 00110: begin//or
| @(posedge clk) MAR <= IR[11:0];
| @(posedge clk) MBR <= data;
| #20;
                                                                                           #1,
@(posedge clk) ALU_Sel <= 'b00; A <= AC; B <= MBR;
@(posedge clk) AC <= ALU_Out;
                                                    end
4'b0111: begin//halt
   @(posedge clk) PC <= PC - 1;
end</pre>
                                                 end
4'b1000: begin//sktp
@(posedge clk)
if(IR[11:10]==2'b01 && AC == 0) PC <= PC + 1;
else if(IR[11:10]==2'b00 && AC < 0) PC <= PC + 1;
else if(IR[11:10]==2'b10 && AC < 0) PC <= PC + 1;
else if(IR[11:10]==2'b10 && AC > 0) PC <= PC + 1;
end
4'b1001: begin //jump
@(posedge clk) PC <= IR[11:0];
end
4'b1010: begin
@(posedge clk) AC <= 0;
end
                           endcase
end
                           @(posedge clk) MAR <= 'h10110004; we <= 0; cs <= 1; oe <= 1; @(posedge clk);
                            #20 $finish;
               end
```

## 4 Design 1b

```
module test_cpu;
  parameter ADDR_WIDTH = 18;
  parameter DATA_WIDTH = 16;
           reg osc;
localparam period = 10;
        wire clk;
assign clk = osc;
           reg cs;
        reg cs;
reg we;
reg oe;
integer i;
reg [ADDR_WIDTH-1:0] MAR;
wire [DATA_WIDTH-1:0] data;
reg [DATA_WIDTH-1:0] testbench_data;
assign data = !oe ? testbench_data : 'h2;
             single_port_sync_ram_large #(.DATA_WIDTH(DATA_WIDTH)) ram
( .clk(clk),
                 .addr(MAR),
.data(data[DATA_WIDTH-1:0]),
.cs_input(cs),
        Cache cache(
.clk(clk),
.addr(cache_addr),
.wrtte(write),
.data_in(cache_data),
.found(cache_out),
.hit(hit)
           reg [15:0] A;
reg [15:0] B;
reg [15:0] ALU_Out;
reg [1:0] ALU_Sel;
alu alu16(
.A(A),
                       .ALU_Sel(ALU_Sel),// ALU Selection
.ALU_Out(ALU_Out) // ALU 16-bit Output
           reg [15:0] PC = 'h100;
reg [15:0] IR = 'h0;
reg [15:0] MBR = 'h0;
reg [15:0] AC = 'h0;
           initial osc = 1;  //init clk = 1 for positive-edge triggered
always begin  // Clock wave
                       #period osc = ~osc:
           initial begin
  $dumpfile("dump.vcd");
  $dumpvars;
                 $doumpvars;
// Fibonacct 11 program

@(posedge clk) MAR <= 'h0000100; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000102; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000102; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000106; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000108; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000108; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000108; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000100; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000100; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000110; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000118; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000118; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000111; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000111; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0; testbench_data <=
@(posedge clk) MAR <= 'h0000112; we <= 1; cs <= 1; oe <= 0;
```

```
@(posedge clk) PC <= 'h0000100;
       for (i = 0; i < 62; i = i+1) begin
                  // Ferch
@(posedge clk) MAR <= PC; we <= 0; cs <= 1; oe <= 1;
@(posedge clk) IR <= data;
@(posedge clk) PC <= PC + 1;
         case(IR[15:12])
4'b0001: begin//load
@(posedge clk) MBR <= IR[11:0];
@(posedge clk) MBR <= data;
#20;</pre>
                         @(posedge clk) AC <= MBR;
                       4'b0010: begin//store
@(posedge clk) MAR <= IR[11:0];
@(posedge clk) MBR <= AC;
@(posedge clk) we <= 1; oe <= 0; testbench_data <= MBR;
                      0011: begin//add
  @(posedge clk) MAR <= IR[11:0];
  @(posedge clk) MBR <= data;</pre>
                          @(posedge clk) ALU_Sel <= 'b01; A <= AC; B <= MBR;
@(posedge clk) AC <= ALU_Out;</pre>
                          00: begin//subtract
@(posedge clk) MAR <= IR[11:0];
@(posedge clk) MBR <= data;
                          @(posedge clk) ALU_Sel <= 'b10; A <= AC; B <= MBR;
@(posedge clk) AC <= ALU_Out;</pre>
                       0101: begin//and
@(posedge clk) MAR <= IR[11:0];
@(posedge clk) MBR <= data;
                         #1;
@(posedge clk) ALU_Sel <= 'bll; A <= AC; B <= MBR;
@(posedge clk) AC <= ALU_Out;
                         ll0: begin//or
@(posedge clk) MAR <= IR[11:0];
@(posedge clk) MBR <= data;
#20;</pre>
                          @(posedge clk) ALU_Sel <= 'b00; A <= AC; B <= MBR;
@(posedge clk) AC <= ALU_Out;</pre>
              .4'b0111: begin//halt
@(posedge clk) PC <= PC - 1;
end
                  nd
'b1000: begin//skip
@(posedge clk)
if(IR[11:10]==2'b01 && AC == 0) PC <= PC + 1;
else if(IR[11:10]==2'b00 && AC < 0) PC <= PC + 1;
else if(IR[11:10]==2'b10 && AC > 0) PC <= PC + 1;
nd
                      1001: begin //jump
   @(posedge clk) PC <= IR[11:0];</pre>
                 "bl010: begin
@(posedge clk) AC <= 0;
      @(posedge clk) MAR <= 'h10110004; we <= 0; cs <= 1; oe <= 1; @(posedge clk);
       #20 $finish;
```

## 4.1 Data Cache Implementation

In the updated CPU design, a data cache has been seamlessly integrated using a dedicated module called 'Cache'. This cache module acts as an intermediary between the CPU and the

main memory ('ram' module), offering a faster data access mechanism for frequently used information. The cache is equipped with input and output ports, such as 'clk' (clock), 'addr' (address), 'write' (write enable), 'data\_in' (input data), 'found' (cache hit signal), and 'hit' (hit line). The CPU leverages the cache by fetching data through it, and the resultant information is stored in the 'data' signal for subsequent processing. The cache implementation includes hit detection logic ('found' signal) to determine whether the requested data is present in the cache, optimizing data access by reducing latency associated with memory retrieval.

Within the CPU execution loop, the 'data' signal is dynamically assigned based on the presence or absence of a cache hit. If a cache hit is detected, the data is directly sourced from the cache ('data\_in'). On the other hand, in the event of a cache miss, the CPU fetches the required data from the main memory ('ram' module). Additionally, the cache module facilitates write operations back to memory, controlled by the 'write' signal. Overall, the integration of the data cache enhances the CPU's performance by minimizing memory access times and streamlining the retrieval of frequently accessed data, contributing to improved overall system efficiency.

5 Testbench Team ID: 49

## 5 Testbench

#### 5.1 Fibonacci F11

**Code:** 

```
ORG 100
                      ; Fibonacci sequence calculation
    Load
            FibPrev
                       ; Load the previous Fibonacci number into AC
                        ; Add the current Fibonacci number
            FibCurr
    Add
                        ; Store the new Fibonacci number
    Store
            FibNext
    Load
            FibCurr
                       ; Load the current Fibonacci number into AC
    Store
            FibPrev
                       ; Update the previous Fibonacci number
                       ; Load the new Fibonacci number into AC
    Load
    Store
            FibCurr
                        ; Update the current Fibonacci number
                       ; Load the loop control variable ; Decrement the loop control variable by one
    Load
    Add
            Neg1
    Store
                        ; Store the new value of the loop control variable
    Skipcond 400
                        ; If the control variable = 0, skip next instruction to terminate the loop
    Jump
            Loop
                        ; Otherwise, go to Loop
    Halt
                        ; Terminate program
FibPrev, Dec
                        ; Previous Fibonacci number (initialized to 0)
FibCurr, Dec
                        ; Current Fibonacci number (initialized to 1)
FibNext, Dec
                        ; Next Fibonacci number
Ctr,
          Dec
                         ; Loop control variable (for the 11th Fibonacci number)
Negĺ,
                         ; Used to increment and decrement by
          Dec
```

#### **Machine Code:**

```
Address Byte1 Byte 2
                        Code
                                             / Fibonnaci sequence
                      ORG 100
                        Load FibPrev
                                             / Address 105
                        Add FibCurr
                                             / Address 106
                                            / Address 107
                        Store FibNext
                        Load FibCurr
                                            / Address 106
                        Store FibPrev
                                            / Address 104
                                             / Address 10
010A
                        Load FibNext
                        Store FibCurr
                                            / Address 106
010C
                                            / Address 108
010E
                        Load Ctr
                        Add Neg1
                                             / Address 10F
               000F
                        Store Ctr
                                             / Address 100
                        Skipcond 400
                                             / Skip if AC = 0
                        Jump Loop
                                             / Address 10
                        Halt
                                             / End program
011A
                        Dec 0
                                             / FibPrev initialized to 0
                                             / FibCurr initialized to 1
011C
                        Dec
011E
                        Dec 0
                                             / FibNext initialized to 0
                                             / Loop control variable initialized to 10
                        Dec 10
               000A
        FFFF
               00FF
                                             / Neg1 initialized to -1
                        Dec -1
```

5 Testbench Team ID: 49

To translate the assembly code down into machine code, we used the opcode from our ISA for each instruction to assign them an address. Then we used the address to assign each instruction a binary value.

For example, using the first four lines of the assembly code this is how they were translated:

- 1. ORG 100: This instruction sets the origin of the program to address 100. The machine code at address 100 is 1000 0000 (1000 for the opcode "ORG" and 0000 for the operand "100").
- Load FibPrev: In the provided assembly language, the Load instruction is represented
  by the opcode 1000. The operand 0005 represents the address of the variable FibPrev.
  Therefore, the machine code for this line is 1000 0005 (1000 for "Load" and 0005 for the
  operand).
- 3. Add FibCurr: The Add instruction is represented by the opcode 1000, and the operand 0006 corresponds to the address of the variable FibCurr. Thus, the machine code is 1000 0006.
- 4. Store FibNext: The Store instruction is represented by the opcode 1011, and the operand 0007 corresponds to the address of the variable FibNext. Therefore, the machine code is 1011 0007.

This process is repeated for each line of the assembly code, with each mnemonic and operand being translated into the corresponding machine code.