

# 1 Homework 4

## 12.14 Excercises

### 12.14.5 Question 5

In the exercise, we examine in detail how an instruction is executed in single-cycle datapath. Problems in this exercise refer to a clock cycle in which the processor fetches the following instruction word: 0xadac0014.

For context: The encoded instruction is **sw \$t4, 20(\$t5)**

- (a) What are the values of the ALU control unit's inputs for this instruction?

**Work:**

Opcode: 0xadac // Opcode for sw

Source Register (\$t5): 0x00

Destination Register (\$t4): 0x10

Offset: 20

ALUOperation: 10 (Add)

ALUSrc (ALU source): 1 (Immediate value from instruction)

Function: 0 (Not used)

**Answer: ALU Control Input: 101**

- (b) What is the new PC address after this instruction is executed? Highlight the path through which this value is determined.

**Work:**

ALU operand 1: PC value

ALU operand 2: 4 // Constant value to add

**Answer: The new will be the old PC address + 4.**

- (c) For each mux, show the values of its inputs and outputs during the execution of this instruction. List values that are register outputs at **Reg [xn]**

**Answer:**

Mux1 (ALU Source):

- Input 0: PC + 4
- Input 1: Sign-extended offset
- Output: Sign-extended offset

Mux2 (Write Register):

- Input 0: Register \$t4's number // dest reg

- Input 1: Register \$t5's number // src reg
- Selected Input: 0 // since we're writing to \$t4

Mux3 (Write Data):

- Input 0: ALU result // memory address to store data
- Input 1: Register \$t4's value // data to be stored in memory
- Selected Input: 1 // since we're writing to \$t4

(d) What are the input values for the ALU and the two add units?

**Answer:**

ALU input 1: Value from register \$t5 //from Mux 1, input 1

ALU input 2: Offset of 20 //immediate value from instruction

Add Unit input 1: Value from register \$t5 //from Mux 1, input 1

Add Unit input 2: Offset of 20 //immediate value from instruction

(e) What are the values of all inputs for the registers unit?

**Answer:**

Read Register 1: Value from register \$t4 (from Mux2, input 0) 0x10

Read Register 2: Value from register \$t5 (from Mux1, input 1) 0x00

Write Register: Value from register \$t4 (from Mux2, input 0) 0x10

Write Data: Value from register \$t4 (from Mux3, input 1)

RegWrite: 1 or Active // since we're writing to \$t4

### 12.14.7 Question 7

Problems in this exercise assume that the logic blocks used to implement a processor's datapath (COD Figure 4.21) have the following latencies:

I-Mem / D-Mem	Register File	Mux	ALU	Adder	Single gate	Register Read	Register Setup	Sign extend	Control
250ps	150ps	25ps	200ps	150ps	5ps	30ps	20ps	50ps	50ps

"Register read" is the time needed after the rising clock edge for the new register value to appear on the output. This value applies to the PC only. "Register setup" is the amount of time a register's data input must be stable before the rising edge of the clock. This value applies to both the PC and Register File.

(a) What is the latency of an R-type instruction(i.e., how long must the clock period be to ensure that this instruction works correctly)?

**Answer:**

R-type Instruction Equation: Reg. File + I-Mem/D-Mem + (Mux \* 2) + ALU + Reg.  
Read + Reg. Setup

$$150\text{ps} + 250\text{ps} + 50\text{ps} + 200\text{ps} + 30\text{ps} + 20\text{ps} = 700\text{ps}$$

**Answer: 700ps**

- (b) What is the latency of lw? (Check your answer carefully. Many students place extra muxes on the critical path.)

**Answer:**

Latency of lw Equation = Reg. Read + (I-Mem/D-Mem \* 2) + Reg. File + ALU + (2 \*  
Mux) + Reg. Setup

$$30\text{ps} + 500\text{ps} + 150\text{ps} + 200\text{ps} + 50\text{ps} + 20\text{ps} = 950\text{ps}$$

**Answer: 950ps**

- (c) What is the latency of sw? (Check your answer carefully. Many students place extra muxes on the critical path.)

**Answer:**

Latency of sw Equation = Reg. Read + (I-Mem/D-Mem \* 2) + Reg. File + ALU + Mux  
30ps + 500ps + 150ps + 200ps + 25ps = 905ps

**Answer: 905ps**

- (d) What is the latency of beq?

**Answer:**

Latency of beq Equation = Reg. Read + I-Mem/D-Mem + Reg. File + ALU + (Mux \* 2)  
+ Single Gate + Reg. Setup

$$30\text{ps} + 250\text{ps} + 150\text{ps} + 50 + 200\text{ps} + 5\text{ps} + 20\text{ps} = 705\text{ps}$$

**Answer: 705ps**

- (e) What is the latency of an arithmetic, logical, or shift I-type (non-load) instruction?

**Answer:**

Latency of I-type Equation = Reg. Read + I-Mem/D-Mem + Reg. File + ALU + (Mux \*  
2) + Reg. Setup

$$30\text{ps} + 250\text{ps} + 150\text{ps} + 200\text{ps} + 50\text{ps} + 20\text{ps} = 700\text{ps}$$

**Answer: 700ps**

- (f) What is the minimum clock period for this CPU?

**Answer:**

Minimum Clock Period Equation = Max(Latency of R-type, Latency of lw, Latency of sw,  
Latency of beq, Latency of I-type)

$$\text{Max}(700\text{ps}, 950\text{ps}, 905\text{ps}, 705\text{ps}, 700\text{ps}) = 950\text{ps}$$

**Answer: 950ps**

**12.14.10 Question 10**

When the processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off. In the following three problems, assume that we are beginning with the datapath from COD figure 4.21, the latencies from Exercise 4.7, and the following costs:

I-Mem	Register File	Mux	ALU	Adder	D-Mem	Single Register	Sign extend	Sign gate	Control
1000	200	10	100	30	2000	5	100	1	500

Suppose doubling the number of general purpose registers from 32 to 64 would reduce the number of lw and sw instruction by 12%, but increase the latency of the register file from 150 ps to 160 ps and double the cost from 200 to 400. (Use the instruction mix from Exercise 4.8 and ignore the other effects on the ISA discussed in Exercise 2.18.)

- (a) What is the speedup achieved by adding this improvement?

**Work:**

$$\text{Clocktime Before Impr.} = 250 + 150 + 25 + 200 + 150 + 5 + 30 + 20 + 50 + 50 = 930 \text{ ps}$$

$$\text{Clocktime After Impr.} = 250 + 160 + 25 + 200 + 150 + 5 + 30 + 20 + 50 + 50 = 940 \text{ ps}$$

$$\text{Speedup achieved} = (930 / 100) / (940 / 97) = 0.95$$

**Answer: 0.95**

- (b) Compare the change in performance to the change in cost.

**Work:**

$$\text{Cost w/o Impr.} = 1000 + 10 + 200 + 100 + 2000 + 30 + 5 + 1 + 100 + 500 = 3946$$

$$\text{Cost / Clocktime} = 3946 / 930 = 4.24$$

$$\text{Cost w/ Impr.} = 1000 + 10 + 400 + 100 + 2000 + 30 + 5 + 1 + 100 + 500 = 4146$$

$$\text{Cost / Clocktime} = 4146 / 940 = 4.38$$

$$\text{Change in cost: } 4.38 - 4.24 = 0.14$$

$$\text{Performance} = 1 / \text{Latency}$$

$$\text{Performance w/o Impr.} = 1 / (930 * 100 * 10^{-12}) = 10.75 * 10^6$$

$$\text{Performance w/ Impr.} = 1 / (940 * 96 * 10^{-12}) = 11.08 * 10^6$$

$$\text{Change in performance: } 11.08 - 10.75 = 0.33$$

$$\text{The cost ratio is} = 4.38 / 4.24 = 1.03$$

$$\text{The performance ratio is} = 11.08 / 10.75 = 1.03$$

**Answer: Both are 1.03**

- (c) Given the cost/performance ratios you just calculated, describe a situation where it makes sense to add more registers and describe a situation where it doesn't make sense to add more registers. Increasing the number of registers has led to decreased costs and improved performance. However, prioritizing performance may require accepting higher costs. Utilizing more registers to decrease the number of instructions can enhance performance but at a higher cost. Contrarily, if reducing costs is the priority, using fewer registers might be necessary, even though this can lead to a greater number of instructions and subsequently impact latency, ultimately lowering performance. In conclusion, more registers for better performance and fewer registers for cost efficiency.

### 12.14.16 Question 16

In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies:

IF	ID	EX	MEM	WB
250ps	350ps	150ps	300ps	200ps

Also, assume that instructions executed by the processor are broken down as follows:

ALU/Logic	Jump/Branch	Load	Store
45%	20%	20%	15%

- (a) What is the clock cycle time in a pipelined and non-pipelined processor?

**Answer:**

For a pipelined processor, the clock cycle time is the time it takes to complete the longest stage.

**Answer: Pipelined is 350ps**

For a non-pipelined processor, the clock cycle time is the sum of all the stages.

Total time = IF + ID + EX + MEM + WB = 250 + 150 + 200 + 500 + 150 = 1250ps

**Answer: Non-Pipelined is 1250ps**

- (b) What is the total latency of an lw instruction in a pipelined and non-pipelined processor?

**Answer:**

Pipelined Processor: The total latency = # Cycles \* #Clock Cycles

The total latency = 5 \* 350ps = 1750ps

**Answer: Pipelined is 1750ps**

Non-Pipelined Processor: The total latency = IF + ID + EX + MEM + WB

The total latency = 250ps + 350ps + 150ps + 300ps + 200ps = 1250ps

**Answer: Non-Pipelined is 1250ps**

- (c) If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split and what is the new clock cycle time of the processor?

**Answer:**

The stage I would split is the longest stage, which is the ID stage. The new clock cycle time would be 300ps, which is the max of the new one, which is the MEM

**Answer: 300ps**

- (d) Assuming there are no stalls or hazards, what is the utilization of the data memory?

**Answer:**

The utilization is load + store  
Total utilization = 20% + 15% = 35%

**Answer: 35%**

- (e) Assuming there are no stalls or hazards, what is the utilization of the write-register port of the "Registers" unit?

**Answer:**

The utilization is the LW utilization + ALU utilization.  
 $20\% + 45\% = 65\%$

**Answer: 65%**