

CS230: DLDCA

Project: IITB-RISC-22

Group:

Annam Saivardhan - 200050008

Cheerla Vinay Kumar - 200050027

Dendukuri Sandeep Varma - 200050032

Dwarapudi Harshavardhan - 200050038

Designing a multi-cycle processor, IITB-RISC-22, whose instruction architecture is provided, with 8 registers. It is implemented in VHDL.

Let's look at the components used in the design:

ALU (Arithmetic Logic Unit):

It takes two 16-bit vectors and performs various arithmetic and bitwise operations based on another input called the selector. It performs operations like addition, bitwise nand, etc. It outputs the vector after the operation and the cout and eq flags.

Immediate_6bit and 9bit:

These components do the sign extension of the 6bit and 9bit input vectors to 16bits.

Memory Unit:

This component outputs the data in the given address if the read input is 1 and writes data if the write input is 1 when `rising_edge(CLK)`

Register File:

This consists of 8 registers which we use according to the state we are currently in.

RISC:

This is the most important part of the machine as it integrates various sub-components we already implemented. It works as a Mealy machine.

This takes opcode, and values of c, and z registers as input to give the output.

There are 3 machine code instruction formats R, I, and J, and a total of 15 instructions.

States:

<p>S1</p> <p>PC → Mem_A Mem_D → IR PC → ALU_A +2 → ALU_B ALU_C → T4</p>	<p>S2</p> <p>IR{8-0} → LE_16 LE_16 → T1</p>
<p>S3</p> <p>T1 → RF_D3 IR{11-9} → RF_A3 T4 → PC</p>	<p>S4</p> <p>IR{11-9} → RF_A1 IR{8-6} → RF_A2 RF_D1 → T1 RF_D2 → T2</p>
<p>S5</p> <p>T1 → ALU_A T2 → ALU_B ALU_C → T1 ALU_Z → Z ALU_CA → C Subtraction</p>	<p>S6</p> <p>T1 → RF_D3 IR{5-3} → RF_A3 T4 → PC</p>
<p>S7</p> <p>IR{11-9} → RF_A1 RF_D1 → T1 IR{5-0} → SE_16 SE_16 → T2</p>	<p>S8</p> <p>IR{8-6} → RE_A2 RF_D2 → T2 IR{5-0} → SE_16 SE_16 → T1</p>

<p>S9</p> <p>IR{4-9} → RE_A1</p> <p>RE_D1 → T1</p> <p>'000' → T2</p>	<p>S10</p> <p>T1 → Mem_A</p> <p>Mem_D → T3</p>
<p>S11</p> <p>T3 → RF_D3</p> <p>T2{2-0} → RF_A3</p> <p>T2 → ALU_A</p> <p>T1 → ALU_B</p> <p>ALU_C → T2</p>	<p>S12</p> <p>T1 → ALU_A</p> <p>T2 → ALU_B</p> <p>ALU_C → T4</p> <p>T4 → PC</p>
<p>S13</p> <p>T2 → ALU_A</p> <p>+1 → ALU_B</p> <p>ALU_C → T2</p>	<p>S14</p> <p>IR{8-6} → RE_A1</p> <p>RE_DA → PC</p>
<p>S15</p> <p>T2 → ALU_A</p> <p>+1 → ALU_B</p> <p>ALU_C → T2</p>	<p>S16</p> <p>T2{2-0} → RE_A2</p> <p>RF_D2 → T3</p> <p>T1 → Mem_A</p> <p>T2 → Mem_D</p>
<p>S18</p> <p>PC → ALU_A</p> <p>IR{5-0} → SE_16</p> <p>SE_16 → ALU_B</p> <p>ALU_C → PC</p>	<p>S19</p> <p>T1 → Mem_A</p> <p>Mem_D → RF_DC3</p> <p>IR{11-9} → RF_A3</p> <p>T4 → PC</p>
<p>S20</p> <p>IR{11-9} → RF_A1</p> <p>RF_D1 → T2</p> <p>T1 → Mem_A</p> <p>T2 → Mem_D</p>	<p>S21</p> <p>T1 → RF_D3</p> <p>IR{8-6} → RF_A3</p> <p>T4 → PC</p>

<p>S22</p> <p>PC → RF_D3</p> <p>IR{11-9} → RF_A3</p>	<p>S23</p> <p>IR{11-9} → RF_A2</p> <p>RF_D2 → T1</p> <p>T1 → ALU_A</p> <p>Imm_9 → ALU_B</p> <p>ALU_C → PC</p>
--	---

Flow Diagram for various operations:

ADD, ADC, ADZ, ADL:

$S1 \rightarrow S4 \rightarrow S5 \rightarrow S6$

ADI:

$S1 \rightarrow S7 \rightarrow S5 \rightarrow S21$

NDU, NDZ, NDC:

$S1 \rightarrow S4 \rightarrow S5 \rightarrow S6$

LHI:

$S1 \rightarrow S2 \rightarrow S3$

LW:

$S1 \rightarrow S8 \rightarrow S5 \rightarrow S19$

SW:

$S1 \rightarrow S8 \rightarrow S5 \rightarrow S20$

LM:

$S1 \rightarrow S9 \rightarrow S10 \rightarrow S11 \rightarrow S12 \text{ (if } T2 < 8) \rightarrow S10$

SM:

$S1 \rightarrow S9 \rightarrow S16 \rightarrow S13 \rightarrow S12 \text{ (if } T2 < 8) \rightarrow S16$

BEQ:

$S1 \rightarrow S4 \rightarrow S5 \rightarrow S18$

JAL:

$S1 \rightarrow S22 \rightarrow S14$


JLR:

S1 → S13 → S14

JRI:

$$S1 \rightarrow S13 \rightarrow S23$$

General Data Flow:



State Machine Diagram:

