CS230: DLDCA

Project: IITB-RISC-22

Group:

Annam Saivardhan - 200050008 Cheerla Vinay Kumar - 200050027 Dendukuri Sandeep Varma - 200050032 Dwarapudi Harshavardhan - 200050038 Designing a multi-cycle processor, IITB-RISC-22, whose instruction architecture is provided, with 8 registers. It is implemented in VHDL.

Let's look at the components used in the design:

ALU (Arithmetic Logic Unit):

It takes two 16-bit vectors and performs various arithmetic and bitwise operations based on another input called the selector. It performs operations like addition, bitwise nand, etc. It outputs the vector after the operation and the cout and eq flags.

Immediate 6bit and 9bit:

These components do the sign extension of the 6bit and 9bit input vectors to 16bits.

Memory Unit:

This component outputs the data in the given address if the read input is 1 and writes data if the write input is 1 when rising_edge(CLK)

Register File:

This consists of 8 registers which we use according to the state we are currently in.

RISC:

This is the most important part of the machine as it integrates various sub-components we already implemented. It works as a Mealy machine.

This takes opcode, and values of c, and z registers as input to give the output.

There are 3 machine code instruction formats R, I, and J, and a total of 15 instructions.

States:

S1	S2
$PC \rightarrow Mem_A$ $Mem_D \rightarrow IR$ $PC \rightarrow ALU_A$ $+2 \rightarrow ALU_B$ $ALU_C \rightarrow T4$	IR{8-0} → LE_16 LE_16 → T1

S3 $T1 \rightarrow RF_D3$ $IR\{11-9\} \rightarrow RF_A3$ $T4 \rightarrow PC$	$S4$ $IR\{11-9\} \rightarrow RF_A1$ $IR\{8-6\} \rightarrow RF_A2$ $RF_D1 \rightarrow T1$ $RF_D2 \rightarrow T2$
S5 T1 → ALU_A T2 → ALU_B ALU_C → T1 ALU_Z → Z ALU_CA → C Subtraction	S6 T1 \rightarrow RF_D3 IR{5-3} \rightarrow RF_A3 T4 \rightarrow PC
S7 $IR\{11-9\} \rightarrow RF_A1$ $RF_D1 \rightarrow T1$ $IR\{5-0\} \rightarrow SE_16$ $SE_16 \rightarrow T2$	S8 $IR\{8-6\} \rightarrow RE_A2$ $RF_D2 \rightarrow T2$ $IR\{5-0\} \rightarrow SE_16$ $SE_16 \rightarrow T1$

S9 $IR{4-9} \rightarrow RE_A1$ $RE_D1 \rightarrow T1$ $'000' \rightarrow T2$	S10 T1 → Mem_A Mem_D → T3
$S11$ $T3 \rightarrow RF_D3$ $T2\{2-0\} \rightarrow RF_A3$ $T2 \rightarrow ALU_A$ $T1 \rightarrow ALU_B$ $ALU_C \rightarrow T2$	$S12$ $T1 \rightarrow ALU_A$ $T2 \rightarrow ALU_B$ $ALU_C \rightarrow T4$ $T4 \rightarrow PC$
S13 $T2 \rightarrow ALU_A$ $+1 \rightarrow ALU_B$ $ALU_C \rightarrow T2$	S14 $IR\{8-6\} \rightarrow RE_A1$ $RE_DA \rightarrow PC$
S15 $T2 \rightarrow ALU_A$ $+1 \rightarrow ALU_B$ $ALU_C \rightarrow T2$	$S16$ $T2{2-0} \rightarrow RE_A2$ $RF_D2 \rightarrow T3$ $T1 \rightarrow Mem_A$ $T2 \rightarrow Mem_D$
S18 $PC \rightarrow ALU_A$ $IR\{5-0\} \rightarrow SE_16$ $SE_16 \rightarrow ALU_B$ $ALU_C \rightarrow PC$	$S19$ $T1 \rightarrow Mem_A$ $Mem_D \rightarrow RF_DC3$ $IR\{11-9\} \rightarrow RF_A3$ $T4 \rightarrow PC$
S20 IR{11-9} \rightarrow RF_A1 RF_D1 \rightarrow T2 T1 \rightarrow Mem_A T2 \rightarrow Mem_D	S21 $T1 \rightarrow RF_D3$ $IR\{8-6\} \rightarrow RF_A3$ $T4 \rightarrow PC$

 $\begin{array}{c} \text{S22} & \text{S23} \\ \text{PC} \rightarrow \text{RF}_\text{D3} & \text{IR}\{11\text{-}9\} \rightarrow \text{RF}_\text{A2} \\ \text{IR}\{11\text{-}9\} \rightarrow \text{RF}_\text{A3} & \text{RF}_\text{D2} \rightarrow \text{T1} \\ \text{T1} \rightarrow \text{ALU}_\text{A} \\ \text{Imm}_9 \rightarrow \text{ALU}_\text{B} \\ \text{ALU}_\text{C} \rightarrow \text{PC} \end{array}$

Flow Diagram for various operations:

$$S1 \rightarrow S4 \rightarrow S5 \rightarrow S6$$

ADI:

$$S1 \rightarrow S7 \rightarrow S5 \rightarrow S21$$

NDU, NDZ, NDC:

$$S1 \rightarrow S4 \rightarrow S5 \rightarrow S6$$

LHI:

$$S1 \rightarrow S2 \rightarrow S3$$

LW:

$$S1 \rightarrow S8 \rightarrow S5 \rightarrow S19$$

SW:

$$S1 \to S8 \to S5 \to S20$$

LM:

$$S1 \rightarrow S9 \rightarrow S10 \rightarrow S11 \rightarrow S12$$
 (if $T2 < 8) \rightarrow S10$

SM:

$$S1 \rightarrow S9 \rightarrow S16 \rightarrow S13 \rightarrow S12$$
 (if T2 < 8) \rightarrow S16

BEQ:

$$S1 \rightarrow S4 \rightarrow S5 \rightarrow S18$$

JAL:

$$S1 \rightarrow S22 \rightarrow S14$$


JLR:

$$S1 \rightarrow S13 \rightarrow S14$$

JRI:

$$S1 \to S13 \to S23$$

General Data Flow:



State Machine Diagram:

