

# The SystemC Simulation Engine

An Interactive Exploration of an Event Driven Simulator

David C. Black




### **Agenda & Goals**

- Overview of flow diagram and queues
- SystemC constructs used
- Example code
- Step-by-step walk-thru
  - Illustrate each step of simulation
  - Understand events & delta cycles
- References




# Simulation Engine





## **Example Design**





#### SystemC constructs used herein

- SC MODULE, SC CTOR used to create modules
- SC THREAD¹, SC METHOD¹ types of processes
- sensitive, dont initialize attributes of processes
- sc\_event, wait<sup>2</sup>, notify<sup>3</sup> synchronization mechanisms
- sc signal<sup>4</sup>, read, write primitive channel
- sc\_clock sc\_signal < bool > with a generating process
- sc\_in sc\_port<> specialization of type sc\_signal\_in\_if<>
- sc\_out sc\_port<> specialization of type
   sc\_signal\_out\_if<>
- <sup>1</sup> Verilog initial or always block; VHDL process block
- <sup>2</sup> Verilog @, #, or wait statement; VHDL wait statement
- <sup>3</sup> Verilog -> statement, except SystemC is more flexible
- <sup>4</sup> Verilog wire or var with <= type; VHDL signal type



#### **Example code**

 $\sqrt{0}$  3 6


```
sc_clock ck("ck",6,0.5,3);
SC MODULE (M) {
  sc in<bool> ckp;//in port
  sc out<int> s1p;//out port
  sc signal<int> s2;
  sc event e1, e2;
 void P1 meth();
  void P2 thrd();
  void P3 thrd();
  SC CTOR(M):temp(9){
    SC THREAD (P3 thrd);
   SC_THREAD(P2_thrd);
      sensitive<<ckp.pos();</pre>
   SC METHOD (P1 meth);
      sensitive<<s2;</pre>
      dont initialize();
             Executed during
  }//end SC CTOR
private:
               elaboration
  int temp;
};
```

```
void M::P1_meth() {
  temp = s2.read();
  s1p->write(temp+1);
  e2.notify(2,SC NS);//timed
void M::P2 thrd() {
A:s2.write(5);
  e1.notify();//immediate
 wait();
B: for (int i=7; i<9; i++){
    s2.write(i);
                       //delayed
   wait(1,SC NS);
C: e1.notify(SC ZERO TIME);
   wait();//static sensitive
  }//endfor
void M::P3 thrd() {
D:while(true) {
   wait(e1 | e2);
E: cout << "time "
    <<sc_time_stamp()<<endl;
  }//endwhile
                     Simulation
```




### **T-1 Elaboration**









Data










#### **T-0a Initialization**



### **T-0b Initialization**



**Evaluate** 

Update


Initialize

start\_of\_simulation

Advance Time

time=0

Runnable Running Waiting



**Events** 



Data


ck | F

temp 9




## T\_1a Evaluate


```
P3 while(true) {
wait(e1|e2);
```






# T\_1b Evaluate







# T\_2a Evaluate

P2 s2.write(5); el.notify(); wait();












## T\_2b Evaluate














### T\_2c Evaluate







































## T\_4 Update







## T\_5a Evaluate

```
temp = s2.read();
s1->write(temp+1);
e2.notify(2,SC_NS);
```










## T\_5b Evaluate

```
P1 temp = s2.read();
s1p->write(temp+1);
e2.notify(2,SC_NS);
```




temp 5




## T\_5c Evaluate

```
temp = s2.read();

s1p->write(temp+1);
e2.notify(2,SC_NS);
```









## T\_5d Evaluate


```
temp = s2.read();
s1p->write(temp+1);
P1 = e2.notify(2,SC_NS);
```







# T\_6 Update

temp = s2.read(); s1p->write(temp+1); e2.notify(2,SC\_NS); STATIC Sensitive












### T\_7a Advance Time








temp 5



## T\_8/9 Advance Time


sc\_clock ck("ck",6,0.5,3);






#### T10a Evaluate


```
P2 — B: for (int i=7,i<9;i++){
    s2.write(i);
    wait(1,SC_NS);
```









#### **T10b Evaluate**
















#### **T10c Evaluate**


















## **T11 Update**






#### **T12a Evaluate**

```
P1
       temp = s2.read();
       s1p->write(temp+1);
       e2.notify(2,SC_NS);
```







6



#### **T12b Evaluate**

```
P1 = s2.read();
s1p->write(temp+1);
e2.notify(2,SC_NS);
```









#### **T12c Evaluate**


```
temp = s2.read();
P1 ->write(temp+1);
e2.notify(2,SC_NS);
```










#### **T12d Evaluate**











Data





### T13 Update

temp = s2.read(); s1p->write(temp+1); e2.notify(2,SC\_NS); P1 STATIC Sensitive













### **T14a Advance Time**





## **T14b Evaluate**


P2 -c:e1.notify(SC\_ZERO\_TIME);
wait();//static sensitive






## T14c Evaluate


C:e1.notify(SC\_ZERO\_TIME);
P2 wait();//static sensitive






# T15 Update












## **T17 Advance Time**










### T19/20 Advance Time


sc\_clock ck("ck",6,0.5,3);






### T21/22 Advance Time


sc\_clock ck("ck",6,0.5,3);





### **T23a Evaluate**







### ...and on and on it goes...

- Simulation stops when
  - No more Runnable nor Waiting processes
  - Encounters sc\_stop() or SC\_FATAL(...)
  - Simulated time exceeds specified sc\_start(tMAX)
     time
  - Simulated time exceeds 64 bits
    - $2^{64}$  ps = 30 weeks 3 days 12 hours 5 min 44 sec
  - Bad stuff
    - Explicit exit() or abort()
    - unhandled exception (control-C)
    - bad memory access (pointer gone wrong)
    - out of memory (leak)
    - stack overflow



#### **Observations**

- Sample code does not follow best practices
  - designed to be short enough to fit on one page
  - only a single module
  - sc\_in, sc\_out discouraged
    - prefer sc\_port< sc\_signal\_inout\_if< T > >
    - unless you need the event finder specialization
  - sc\_signal is a low-level construct (RTL)
  - sc\_clock slows simulation too much context switching
- Serious ESL simulations
  - involve 10's to 1,000's of processes
  - contain lots of module hierarchy and interconnect
  - use higher level of abstraction (TLM)
  - don't have explicit clocks



#### **Process order of execution**

- Processes model simulated concurrency (parallel execution)
- Each SystemC implementation has own initial ordering
  - important to allow reproducible results
  - should not depend on this behavior
- Can change this ordering by shuffling process registration
- Design required dependencies should be dictated by explicit events and handshakes

```
SC CTOR(M)//force random
    (randomize) {
  switch (random()%3) {
   case 0: SC THREAD(P3 thrd);
      break;
   case 1: SC THREAD (P2 thrd);
      sensitive<<ckp.pos();</pre>
      break;
   case 2:
    SC METHOD (P1 meth);
      sensitive<<s2;</pre>
      dont initialize();
  }//endcase
 }//endif
}//end SC CTOR
```




## **Guaranteeing order**

 Would using simple int instead of sc signal<int> work?

```
SC_MODULE(delay3) {
    sc_in<int> in_port;
    sc_out<int> out_port;
    sc_signal<int> reg1, reg2;
    void reg1_mth(void) {
        v1.write(in_port->read());
    }
    void reg2_mth(void) {
        v2.write(v1.read());
    }
    void reg3_mth(void) {
        out_port->write(v2.read());
}
```

```
SC_CTOR(delay3) {
    SC_METHOD(reg2_mth);
    sensitive << in_port;
    SC_METHOD(reg1_mth);
    sensitive << in_port;
    SC_METHOD(reg3_mth);
    sensitive << in_port;
}
</pre>
```





## How sc\_signal works

- During update kernel calls update() method on all objects that did request\_update() in preceding delta cycle
- write() is equivalent to verilog non-blocking assignment

```
mysig.write(expr);
myvar <= expr;</pre>
```

```
struct buffer
: sc prim channel, buffer if {
 int read(void) {return curr; }
 void write(int v) {
   next = v; request update();
 void update(void) {
   curr = next; evt.notify();
 sc event& written evt(void) {
   return evt;
private:
  int curr, next;
  sc event evt;
};
```



# For further study

- Download
  - Examine the basic code discussed
  - Examine the output log file
  - Examine the instrumented code used for the above
  - Includes the source to reproduce (gzip'd tar)
  - https://www.dropbox.com/s/zqe64ujvqbtve5w/engine.tgz
- Includes this presentation
- Try to get different results
  - Reorder the process registration code
  - Try a different platform, simulator vendor, or version



## **Common C++ Coding Pitfalls**

- Forgetting semi-colon (;) on class/struct
- Forgetting to tag private, protected or public
- Copy-paste error on header guard (or completely forgetting)
- Failure to implement code separate from declaration
- Attempting construction in a declaration
- Forgetting class-name qualifier when implementing separately
- Direct instantiation of class members leading to excess header needs
- Failure to use pass-by-reference (esp. for polymorphism)
- Abuse of pointers leading to memory faults
- Omitting the constructor or destructor
- Omitting copy-constructor or operator=
- Using printf instead of boost::format
- Failure to use STL or boost
- Not using const, and/or using #define



# Common SystemC Coding Pitfalls

- Templating sc port on non-sc interface type
- Forgetting to bind (connect) all ports
- Ports use dot (.) operator instead of arrow (->) operator
- Using blocking functions inside SC\_METHOD processes
- Incorrectly locating channels relative to sc\_port or sc\_export
- Coding at RTL level too much detail
- Infinite loop path missing wait in SC\_THREAD process
- Attempting to sc\_stop and restart with sc\_start
- Simulation phase actions during elaboration phase
- Using std::cout instead of SC\_REPORT\_INFO
- Using std::cerr instead of SC\_REPORT\_ERROR
- Elaboration phase actions during simulation phase
- Excessive context switching or I/O causing simulation to crawl
- Converting SC\_THREADS to SC\_METHODS to gain performance without first profiling code to determine real cause of slowdowns



## SystemC Guidelines

- Abstract as high as possible
- Code as simply and cleanly as possible
  - State machines and wires are messy and hard to debug
- Avoid too much context switching (think)
- Be careful with immediate notification (delayed is safer)
- Communicate between processes with channels
- Communicate across module boundaries with ports
- Use indirect instantiation for flexibility
- Limit details Model to requirements
- Improve your C++ coding skills



# **Questions**



www.doulos.com