

1-/2-/4-Channel **Digital Potentiometers**

AD8400/AD8402/AD8403

FEATURES

256-position variable resistance device Replaces 1, 2, or 4 potentiometers 1 k Ω , 10 k Ω , 50 k Ω , 100 k Ω Fix. 10 Kt., 30 Kt., 100 Kt.

9 Nower shutdown—less than 5 μA

3-wire, SPI-compatible serial data input

10 MHz update data loading rate

2.7 V to 5.5 V single-supply operation

APPLICATIONS


Mechanical potentiometer replacement Programmable filters, delays, time constants Volume control, panning Line impedance matching Power supply adjustment


GENERAL DESCRIPTION

GENERAL DESCRIPTION
The AD8400/AD8402/AD8403 provide a single-, dual-, or quad-channel, 256-position, digitally controlled variable resistor (VR) device. These devices perform the same electronic adjustment function as a mechanical potentiometer or variable resistor. The AD8400 contains a potentionet or variable resistor. The AD8400 contains who independent variable resistors in space-saving SOIC-14 surface-mount packages. The AD8403 contains four independent variable resistors in 24-lead PDIP, SOIC, and TSSOP packages. Each part contains fixed resistors that savine contact that that she the part contains a fixed resistor with a wiper contact that taps the fixed resistor value at a point determined by the digital code fixed resistor value at a point determined by the digital code loaded into the controlling serial input register. The resistance between the wiper and either endpoint of the fixed resistor varies linearly with respect to the digital code transferred into the VR latch. Each variable resistor offers a completely programmable value of resistance between the Λ terminal and the wiper. The RE terminal and the wiper. The fixed Λ -to-8 terminal resistance of 1 kΩ, 10 kΩ, 50 kΩ, or 100 kΩ has a \pm 1% channel-to-channel matching loctrance with a nominal temperature coefficient of 500 ppm/ $^{\prime\prime}$ C. A unique switching circuit minimizes the high glitch inherent in traditional switched resistor designs, avoiding any make before-break or break-before-make operation.

The terms digital potentiometer, VR, and RDAC are used interchangeably

FUNCTIONAL BLOCK DIAGRAM





AD8400/AD8402/AD8403

GENERAL DESCRIPTION

(continued from Page 1)

leach VR has its own VR latch that holds its programmed resistance value. These VR latches are updated from an SPI-compatible, serial-to-parallel shift register that is loaded from a standard 3-wire, serial-input digital interface. Ten data bits make up the data-word clocked into the serial input register.

The data-word is decoded where the first two bits determine the address of the VR latch to be loaded, and the last eight bits are the data. A serial data output pin at the opposite end of the serial register allows simple daisy chaining in multiple VR applications without additional external decoding logic.

The reset $\overline{(RS)}$ pin forces the wiper to midscale by loading $80_{\rm H}$ into the VR latch. The \overline{SHDN} pin forces the resistor to an end-to-end open-circuit condition on the A terminal and shorts the to-end open-circuit condition on the A terminal and shorts the wiper to the B terminal, achieving a microward prover shutdown state. When SHDN is returned to logic high, the previous latch settings put the wiper in the same resistance setting prior to shutdown. The digital interface is still active in shutdown so that code changes can be made that will produce new wiper positions when the device is taken out of shutdown. The AD8400 is available in the SOIC-8 surface mount. The AD8402 is available in both surface-mount (SOIC-14) and 14-lead PDIP packages, while the AD8403 is available in a narrow-body, 24-lead PDIP and a 24-lead, surface: mount package. The AD8402/AD8403 are also offered in the 1.1 mm thin TSSOP-14/TSSOP-24 packages for PCMCIA applications. All parts are guaranteed to operate over the extended industrial temperature range of -40° C to $+125^{\circ}$ C.

AD8400/AD8402/AD8403

TABLE OF CONTENTS

1 catules
Applications1
General Description
Functional Block Diagram
Revision History2
Specifications
Electrical Characteristics—10 kΩ Version
Electrical Characteristics—50 $k\Omega$ and 100 $k\Omega$ Versions 6
Electrical Characteristics—1 kΩ Version8
Electrical Characteristics—All Versions10
Timing Diagrams10
Absolute Maximum Ratings11

ESD Caution
Pin Configurations and Function Descriptions12
Typical Performance Characteristics
Test Circuits
Theory of Operation
Programming the Variable Resistor
Programming the Potentiometer Divider21
Digital Interfacing
Applications24
Active Filter
Outline Dimensions
Ordering Guide

REVISION HISTORY

10/05-Rev. C to Rev. D	
Updated Format	Universal
Changes to Features	1
Changes to Table 1	4
Changes to Table 2	6
Changes to Table 3	8
Changes to Table 5	11
Added Figure 36	18
Replaced Figure 37	19
Changes to Theory of Operation Section	120
Changes to Applications Section	24
Updated Outline Dimensions	26
Changes to Ordering Guide	28

11/01—Rev. B to Rev. C	
Addition of new Figure	1
Edits to Specifications	2
Edits to Absolute Maximum Ratings	6
Edits to TPCs 1, 8, 12, 16, 20, 24, 35	9
Edits to	
the Programming the Variable Resistor Section	13

Rev. D | Page 2 of 32

AD8400/AD8402/AD8403

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—10 KΩ VERSION

 $V_{DD} = 3 \ V \pm 10\% \ or \ 5 \ V \pm 10\%, \ V_A = V_{DD}, \ V_B = 0 \ V, \ -40^{\circ}C \le T_A \le +125^{\circ}C, \ unless \ otherwise \ noted$

	Tab	le	1.	
т	-			

Parameter	Symbol	Conditions	Min	Typ1	Max	Unit
DC CHARACTERISTICS RHEOSTAT M	ODE (Specifica	ations Apply to All VRs)				
Resistor Differential NL ²	R-DNL	R _{WB} , V _A = no connect	-1	±1/4	+1	LSB
Resistor Nonlinearity ²	R-INL	R _{WB} , V _A = no connect	-2	±1/2	+2	LSB
Nominal Resistance ³	RAB	T _A = 25°C, model: AD840XYY10	8	10	12	kΩ
Resistance Tempco	$\Delta R_{AB}/\Delta T$	V _{AB} = V _{DD} , wiper = no connect		500		ppm/°C
Wiper Resistance	Rw	$V_{DD} = 5V$, $I_W = V_{DD}/R_{AB}$		50	100	Ω
	Rw	$V_{DD} = 3V$, $I_W = V_{DD}/R_{AB}$		200		Ω
Nominal Resistance Match	ΔR/R _{AB}	CH 1 to CH 2, CH 3, or CH 4, VAB = VDD, TA = 25°C		0.2	1	96
DC CHARACTERISTICS POTENTIOME	TER DIVIDER	Specifications Apply to All VRs)				
Resolution	N		8			Bits
Integral Nonlinearity ⁴	INL		-2	±1/2	+2	LSB
Differential Nonlinearity ⁴	DNL	V _{DO} = 5 V	-1	±1/4	+1	LSB
	DNL	V _{DD} = 3 V, T _A = 25°C	-1	±1/4	+1	LSB
	DNL	$V_{DO} = 3 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-1.5	±1/2	+1.5	LSB
Voltage Divider Tempco	$\Delta V_w/\Delta T$	Code = 80 _H		15		ppm/°C
Full-Scale Error	V _{WFSE}	Code = FF _H	-4	-2.8	0	LSB
Zero-Scale Error	Vwzse	Code = 00 _H	0	1.3	2	LSB
RESISTOR TERMINALS						
Voltage Range⁵	V _{A,B,W}		0		V_{DD}	v
Capacitance ⁶ Ax, Capacitance Bx	C _{A, B}	f = 1 MHz, measured to GND, code = 80H		75		pF
Capacitance ⁶ Wx	Cw	f = 1 MHz, measured to GND, code = 80H		120		pF
Shutdown Current ⁷	I _{A_SD}	$V_A = V_{DD_r}V_B = 0 V_r \overline{SHDN} = 0$		0.01	5	μΑ
Shutdown Wiper Resistance	R _{W_SD}	$V_A = V_{DD}, V_B = 0 \text{ V}, \overline{SHDN} = 0, V_{DD} = 5 \text{ V}$		100	200	Ω
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	VIH	V _{DO} = 5 V	2.4			v
Input Logic Low	VIL	V _{DO} = 5 V			0.8	v
Input Logic High	ViH	V _{DO} = 3 V	2.1			v
Input Logic Low	VIL	$V_{DO} = 3 \text{ V}$			0.6	v
Output Logic High	VoH	$R_L = 2.2 \text{ k}\Omega \text{ to } V_{DO}$	V _{DD} - 0.1			v
Output Logic Low	Vol	I _{OL} = 1.6 mA, V _{DD} = 5 V			0.4	v
Input Current	Is.	$V_{IN} = 0 \text{ V or 5 V}, V_{DO} = 5 \text{ V}$			±1	μΑ
Input Capacitance ⁶	Cit.			5		pF
POWER SUPPLIES						
Power Supply Range	V _{DD} range		2.7		5.5	v
Supply Current (CMOS)	IDD	$V_{IH} = V_{DD}$ or $V_{IL} = 0$ V		0.01	5	μΑ
Supply Current (TTL)8	Ipo	V _{IH} = 2.4 V or 0.8 V, V _{DD} = 5.5 V		0.9	4	mA
Power Dissipation (CMOS)9	Poiss	$V_{IH} = V_{DD}$ or $V_{IL} = 0$ V, $V_{DD} = 5.5$ V			27.5	μW
Power Supply Sensitivity	PSS	V _{DO} = 5 V ± 10%		0.0002	0.001	96/96
• • • • • • •	PSS	$V_{DD} = 3 \text{ V} \pm 10\%$		0.006	0.03	96/96

Parameter	Symbol	Conditions	Min	Typ1	Max	Unit
DYNAMIC CHARACTERISTICS ^{6, 10}						
Bandwidth -3 dB	BW_10 K	$R = 10 \text{ k}\Omega$		600		kHz
Total Harmonic Distortion	THDw	$V_A = 1 \text{ V rms} + 2 \text{ V dc}, V_B = 2 \text{ V dc}, f = 1 \text{ kHz}$		0.003		96
V _w Settling Time	ts	$V_A = V_{DD}$, $V_B = 0$ V, $\pm 1\%$ error band		2		μs
Resistor Noise Voltage	e _{NWB}	$R_{WB} = 5 \text{ k}\Omega, f = 1 \text{ kHz}, \overline{RS} = 0$		9		nV/√Hz
Crosstalk ¹¹	CT	$V_A = V_{CO_r}V_B = 0 V$		-65		dB

Typical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C and V_{III} = 5°C.

1 Pylical represents average readings at 25°C.

2 Pylical represents average readings at 25°C.

2 Pylical represents average readings at 25°C.

2 Pylical represents average readings at 25°C.

3 Pylical represents average readings at 25°C.

3 Pylical represents average readings at 25°C.

4 Pylical represents average readings at 25°C.

3 Pylical represents average readings at 25°C.

4 Pylical represents average readings at 25°C.

4 Pylical represents average readings at 25°C.

4 Pylical represents a Pylical representation average readings at 25°C.

5 Pylical represents a Pylical representation average readings at 25°C.

5 Pylical represents a Pylical representation average readings at 25°C.

5 Pylical represents a Pylical representation ave

Rev. D | Page 5 of 32

AD8400/AD8402/AD8403

ELECTRICAL CHARACTERISTICS—50 $K\Omega$ AND 100 $K\Omega$ VERSIONS

Parameter	Symbol	Conditions	Min	Typ¹	Max	Unit
DC CHARACTERISTICS RHEOSTAT	MODE (Specific	ations Apply to All VRs)				
Resistor Differential NL ²	R-DNL	R _{WB_r} V _A = No Connect	-1	±1/4	+1	LSB
Resistor Nonlinearity ²	R-INL	R _{WBv} V _A = No Connect	-2	±1/2	+2	LSB
Nominal Resistance ³	RAB	T _A = 25°C, Model: AD840XYY50	35	50	65	kΩ
	RAB	T _A = 25°C, Model: AD840XYY100	70	100	130	kΩ
Resistance Tempco	$\Delta R_{AB}/\Delta T$	V _{AB} = V _{DO} , Wiper = No Connect		500		ppm/
Wiper Resistance	Rw	$V_{DD} = 5V$, $I_W = V_{DD}/R_{AB}$		50	100	Ω
	Rw	$V_{DD} = 3V$, $I_W = V_{DD}/R_{AB}$		200		Ω
Nominal Resistance Match	ΔR/R _{AB}	CH 1 to CH 2, CH 3, or CH 4, VAB = VDD, TA = 25°C		0.2	1	96
DC CHARACTERISTICS POTENTION	METER DIVIDER	(Specifications Apply to All VRs)				
Resolution	N		8			Bits
Integral Nonlinearity ⁴	INL		-4	±1	+4	LSB
Differential Nonlinearity ⁴	DNL	V _{DD} = 5 V	-1	±1/4	+1	LSB
	DNL	$V_{DD} = 3 \text{ V}, T_A = 25^{\circ}\text{C}$	-1	±1/4	+1	LSB
	DNL	V _{DD} = 3 V, T _A = −40°C to +85°C	-1.5	±1/2	+1.5	LSB
Voltage Divider Tempco	$\Delta V_W/\Delta T$	Code = 80 _H		15		ppm/
Full-Scale Error	V _{WFSE}	Code = FF _H	-1	-0.25	0	LSB
Zero-Scale Error	Vwzse	Code = 00 _H	0	+0.1	+1	LSB
RESISTOR TERMINALS						
Voltage Range ⁵	VA, VB, VW		0		V_{DD}	v
Capacitance ⁶ Ax, Bx	CA, CB	f = 1 MHz, measured to GND, code = 80 _H		15		pF
Capacitance ⁶ Wx	Cw	f = 1 MHz, measured to GND, code = 80H		80		pF
Shutdown Current ⁷	I _{A_SD}	$V_A = V_{DD}$, $V_B = 0$ V, $\overline{SHDN} = 0$		0.01	5	μΑ
Shutdown Wiper Resistance	R _{W SD}	$V_A = V_{DD}, V_B = 0 \text{ V}, \overline{SHDN} = 0, V_{DD} = 5 \text{ V}$		100	200	Ω
DIGITAL INPUTS AND OUTPUTS		1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1				
Input Logic High	VIH	Vnn = 5 V	2.4			v
Input Logic Low	V _{II}	V _{DD} = 5 V			0.8	v
Input Logic High	ViH	Vno = 3 V	2.1			v
Input Logic Low	V ₁	V _{DD} = 3 V			0.6	v
Output Logic High	Von	$R_L = 2.2 \text{ k}\Omega \text{ to } V_{DD}$	V _{DD} - 0.1			v
Output Logic Low	Voi	I _{OL} = 1.6 mA, V _{DD} = 5 V			0.4	v
Input Current	lu .	$V_{IN} = 0 \text{ V or } 5 \text{ V}, V_{DD} = 5 \text{ V}$			±1	μΑ
Input Capacitance ⁶	CIL			5		pF
POWER SUPPLIES						
Power Supply Range	V _{DD} range		2.7		5.5	v
Supply Current (CMOS)	Inp	$V_{IH} = V_{DD}$ or $V_{II} = 0$ V		0.01	5	uА
Supply Current (TTL)8	IDD	V _H = 2.4 V or 0.8 V, V _{DD} = 5.5 V		0.9	4	mA
Power Dissipation (CMOS)9	Poiss	V _H = V _{DD} or V _H = 0 V, V _{DD} = 5.5 V			27.5	uW
Power Supply Sensitivity	PSS	V _{DD} = 5 V ± 10%		0.0002	0.001	96/96
,,	PSS	V _{DD} = 3 V ± 10%	l	0.006	0.03	96/96

Rev. D | Page 6 of 32

AD8400/AD8402/AD8403

Parameter	Symbol	Conditions	Min	Typ¹	Max	Unit
DYNAMIC CHARACTERISTICS ^{6, 10}						
Bandwidth -3 dB	BW_50 K	$R = 50 \text{ k}\Omega$		125		kHz
	BW_100 K	$R = 100 \text{ k}\Omega$		71		kHz
Total Harmonic Distortion	THDw	$V_A = 1 \text{ V rms} + 2 \text{ V dc}, V_B = 2 \text{ V dc}, f = 1 \text{ kHz}$		0.003		%
V _W Settling Time	ts_50 K	$V_A = V_{DD}$, $V_B = 0$ V, $\pm 1\%$ error band		9		μs
	ts_100 K	$V_A = V_{DD}$, $V_B = 0$ V, $\pm 1\%$ error band		18		μs
Resistor Noise Voltage	е _{мив_} 50 К	$R_{WB} = 25 \text{ k}\Omega$, $f = 1 \text{ kHz}$, $\overline{RS} = 0$		20		nV/√Hz
	е _{мив} _100 К	$R_{WB} = 50 \text{ k}\Omega, f = 1 \text{ kHz}, \overline{RS} = 0$		29		nV/√Hz
Crosstalk ¹¹	C _T	$V_A = V_{DD_F}V_B = 0 V$		-65		dB

Typicals represent average readings at 25°C and V₁₀ = 5 V.

Resistor position nonlinearity eror R-NLI. is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-NLI measures the relative test pchange from ideal between successive to prositions. R-NLI are guaranteed monotonic. See the test circuit in Figure 38.

*V_N = V_N. wiper (V_N) = no connect the R-NLI and V_N = 0.00 (b) Versions.

*V_N = V_N. wiper (V_N) = no connect the R-NLI and V_N = 0.00 (b) Versions.

*V_N = V_N. wiper (V_N) = no connect the R-NLI and V_N = no

AD8400/AD8402/AD8403

ELECTRICAL CHARACTERISTICS—1 KΩ VERSION

 $V_{\text{DD}} = 3 \text{ V} \pm 10\% \text{ or 5 V} \pm 10\%, V_{\text{A}} = V_{\text{DD}}, V_{\text{B}} = 0 \text{ V}, -40^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C}, unless otherwise noted.}$

Parameter	Symbol	Conditions	Min	Typ¹	Max	Unit
DC CHARACTERISTICS RHEOSTAT MODE (Sp	ecifications A	Apply to All VRs)				
Resistor Differential NL ²	R-DNL	R _{WB} , V _A = no connect	-5	-1	+3	LSB
Resistor Nonlinearity ²	R-INL	$R_{WB_r}V_A = no connect$	-4	±1.5	+4	LSB
Nominal Resistance ³	RAB	T _A = 25°C, model: AD840XYY1	0.8	1.2	1.6	kΩ
Resistance Tempco	$\Delta R_{AB}/\Delta T$	V _{AB} = V _{DD} , wiper = no connect		700		ppm/°C
Wiper Resistance	Rw	$V_{DD} = 5V$, $I_W = V_{DD}/R_{AB}$		53	100	Ω
	Rw	$V_{DD} = 3V$, $I_W = V_{DD}/R_{AB}$		200		Ω
Nominal Resistance Match	ΔR/R _{AB}	CH 1 to CH 2, VAB = VDD, TA = 25°C		0.75	2	%
DC CHARACTERISTICS POTENTIOMETER DIV	IDER (Specifi	cations Apply to All VRs)				
Resolution	N		8			Bits
Integral Nonlinearity ⁴	INL		-6	±2	+6	LSB
Differential Nonlinearity ⁴	DNL	V _{DD} = 5 V	-4	-1.5	+2	LSB
	DNL	$V_{DD} = 3 \text{ V}, T_A = 25^{\circ}\text{C}$	-5	-2	+5	LSB
Voltage Divider Temperature Coefficient	$\Delta V_W/\Delta T$	Code = 80H		25		ppm/°C
Full-Scale Error	V _{WFSE}	Code = FF _H	-20	-12	0	LSB
Zero-Scale Error	V _{WZSE}	Code = 00 _H	0	6	10	LSB
RESISTOR TERMINALS						
Voltage Range⁵	VA, VB, Vw		0		Voo	V
Capacitance ⁶ Ax, Bx	CA, CB	f = 1 MHz, measured to GND, code = 80 _H		75		pF
Capacitance ⁶ Wx	Cw	f = 1 MHz, measured to GND, code = 80 _H		120		pF
Shutdown Supply Current ⁷	Ia_so	$V_A = V_{DD}$, $V_B = 0$ V, $\overline{SHDN} = 0$		0.01	5	μΑ
Shutdown Wiper Resistance	Rw_so	$V_A = V_{DD}, V_B = 0 \text{ V}, \overline{SHDN} = 0, V_{DD} = 5 \text{ V}$		50	100	Ω
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V _H	V _{DD} = 5 V	2.4			V
Input Logic Low	V _{IL}	$V_{DD} = 5 \text{ V}$			0.8	v
Input Logic High	V _H	V _{DD} = 3 V	2.1			٧
Input Logic Low	V _{IL}	V _{DD} = 3 V			0.6	v
Output Logic High	V _{OH}	$R_L = 2.2 \text{ k}\Omega \text{ to } V_{DD}$	V _{DD} - 0.1			V
Output Logic Low	Vol.	Iot = 1.6 mA, Vob = 5 V			0.4	٧
Input Current	I _{IL}	$V_{IN} = 0 \text{ V or 5 V}, V_{DD} = 5 \text{ V}$			±1	μΑ
Input Capacitance ⁶	CIL			5		pF
POWER SUPPLIES						
Power Supply Range	V ₀₀ range		2.7		5.5	V
Supply Current (CMOS)	IDD	$V_{IH} = V_{DD}$ or $V_{IL} = 0$ V		0.01	5	μΑ
Supply Current (TTL)8	IDD	$V_{BH} = 2.4 \text{ V or } 0.8 \text{ V}, V_{DD} = 5.5 \text{ V}$		0.9	4	mA
Power Dissipation (CMOS)9	Poss	$V_{IH} = V_{DD}$ or $V_{IL} = 0$ V, $V_{DD} = 5.5$ V			27.5	μW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = 5 \text{ V} \pm 10\%$		0.0035	0.008	96/96
	PSS	$\Delta V_{DD} = 3 V \pm 10\%$		0.05	0.13	%/%


Parameter	Symbol	Conditions	Min	Typ¹	Max	Unit
DYNAMIC CHARACTERISTICS ^{6, 10}						
Bandwidth -3 dB	BW_1 K	$R = 1 k\Omega$		5,000		kHz
Total Harmonic Distortion	THDw	$V_A = 1 \text{ V rms} + 2 \text{ V dc}, V_B = 2 \text{ V dc}, f = 1 \text{ kHz}$		0.015		%
V _w Settling Time	ts	$V_A = V_{DD}$, $V_B = 0$ V, $\pm 1\%$ error band		0.5		μs
Resistor Noise Voltage	e _{NW8}	$R_{WB} = 500 \Omega$, $f = 1 \text{ kHz}$, $\overline{RS} = 0$		3		nV/√Hz
Crosstalk ¹¹	CT	$V_A = V_{DD_y}V_B = 0 V$		-65		dB


AD8400/AD8402/AD8403


 $\label{eq:local_local_local_local} \textbf{ELECTRICAL CHARACTERISTICS} - \textbf{ALL VERSIONS} \\ V_{DD} = 3 \ V \pm 10\% \ or \ 5 \ V \pm 10\%, \ V_A = V_{DD}, \ V_B = 0 \ V, -40^{\circ}C \le T_A \le +125^{\circ}C, \ unless \ otherwise \ noted.$ Table 4.

Parameter	Symbol	Conditions	Min	Typ¹	Max	Unit
SWITCHING CHARACTERISTICS ^{2,3}						
Input Clock Pulse Width	t _{CH} , t _{CL}	Clock level high or low	10			ns
Data Setup Time	tos		5			ns
Data Hold Time	t _{DH}		5			ns
CLK to SDO Propagation Delay⁴	teo	$R_L = 1 \text{ k}\Omega \text{ to 5 V, } C_L \leq 20 \text{ pF}$	1		25	ns
CS Setup Time	tcss		10			ns
CS High Pulse Width	t _{CSW}		10			ns
Reset Pulse Width	tes		50			ns
CLK Fall to CS Rise Hold Time	t _{CSH}		0			ns
CS Rise to Clock Rise Setup	tcsı		10			ns

TIMING DIAGRAMS







Rev. D | Page 9 of 32

Rev. D | Page 10 of 32

AD8400/AD8402/AD8403

ABSOLUTE MAXIMUM RATINGS

Table 5.	
Parameter	Rating
V _{DD} to GND	-0.3 V, +8 V
V _A , V _B , V _W to GND	0 V, V _{DD}
Maximum Current	
I _{WB} , I _{WA} Pulsed	±20 mA
I_{WB} Continuous ($R_{WB} \le 1 \text{ k}\Omega$, A Open) ¹	±5 mA
I_{MN} Continuous $(R_{MN} \le 1 \text{ k}\Omega, B \text{ Open})^1$	±5 mA
I_{AB} Continuous ($R_{AB} = 1 \text{ k}\Omega/10 \text{ k}\Omega/$ 50 kΩ/100 kΩ) ¹	±5 mA/±500 μA/ ±100 μA/±50 μA
Digital Input and Output Voltage to GND	0 V, 7 V
Operating Temperature Range	-40°C to +125°C
Maximum Junction Temperature (T ₁ Maximum)	150°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Package Power Dissipation	$(T_J max - T_A)/\theta_{JA}$
Thermal Resistance (θ _M)	
SOIC (R-8)	158°C/W
PDIP (N-14)	83°C/W
PDIP (N-24)	63°C/W
SOIC (R-14)	120°C/W
SOIC (R-24)	70°C/W
TSSOP-14 (RU-14)	180°C/W
TSSOP-24 (RU-24)	143°C/W

Stresses above those listed under Absolute Maximum Ratings Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SERIAL DATA-WORD FORMAT

Table 6

AD	DR				DA				
В9	B8	B7	В6	B5	B4		B2	B1	BO
A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
MSB	LSB	MSB							LSB
29	2^8	27							20
		•							

AD	DR		DATA						
В9	B8	B7	В6	B5	B4	В3	B2	B1	BO
A1		D7	D6	D5	D4	D3	D2	D1	D0
MSB	LSB	MSB							LSB
29	2^8	27							20

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



AD8400/AD8402/AD8403

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 7. AD8402 Pin Confid



Table 7. AD8400 Pin Function Descriptions								
Pin No.	Mnemonic	Description						
1	B1	Terminal B RDAC.						
2	GND	Ground.						
3	cs	Chip Select Input, Active Low. When CS returns high, data in the serial input register is decoded, based on the address bits, and loaded into the target DAC register.						
4	SDI	Serial Data Input.						
5	CLK	Serial Clock Input, Positive Edge Triggered.						
6	V_{DD}	Positive Power Supply. Specified for operation at both 3 V and 5 V.						
7	W1	Wiper RDAC, Addr = 00 ₂ .						
8	A1	Terminal A RDAC.						

Table 8. AD8402 Pin Function Descriptions							
Pin No.	Mnemonic	Description					
1	AGND	Analog Ground.1					
2	B2	Terminal B RDAC 2.					
3	A2	Terminal A RDAC 2.					
4	W2	Wiper RDAC 2, Addr = 01 ₂ .					
5	DGND	Digital Ground.1					
6	SHDN	Terminal A Open Circuit. Shutdown controls Variable Resistor 1 and Variable Resistor 2.					
7	CS	Chip Select Input, Active Low. When CS returns high, data in the serial input register is decoded, based on the address bits, and loaded into the target DAC register.					
8	SDI	Serial Data Input.					
9	CLK	Serial Clock Input, Positive Edge Triggered.					
10	RS	Active Low Reset to Midscale. Sets RDAC registers to 80 _H .					
11	V _{DD}	Positive Power Supply. Specified for operation at both 3 V and 5 V					
12	W1	Wiper RDAC 1, Addr = 00₂.					
13	A1	Terminal A RDAC 1.					
14	B1	Terminal B RDAC 1					

All AGND pins must be connected to DGND.

Rev. D | Page 12 of 32

Typicals represent average readings at 35°C and V₁₀ = 5°V.

Plysicals represent average readings at 35°C and V₁₀ = 5°V.

Plessistor position nonlinearity error RNNL is the desistant from an ideal value measured between the maximum resistance and the minimum resistance value positions. RNNL measures the relative test pchange from ideal between successive tap positions. See the test circuit in Figure 38 i.e. = 500 µA for V₁₀ = 3 V and lab. = 25°C and for V₁₀ = 5 V for 1 KQ version.

**In A and NNL are measured at VIW with the BDAC configured as a potentiometer divides similar to a voltage output D/A converter. V₁ = V₂₀ and V₁₁ = 0 V.

PNL specification limits of a 1158 maximum are guaranteed monotonic operating conditions. See the test circuit in Figure 37.

**Resistor Ferminal A, Resistor Ferminal B, and Resistor Ferminal W have no limitations on polarity with respect to each other.

**Causarateed by design and not subject to production test Resistor-terminal capacitance tests are measured with 25°V bias on the measured terminal.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminals.A.II Ac terminals are open-circuited in shundown mode.

**Neasured at the Ac terminal

¹ Typicals represent average readings at 25°C and V₂₀ = 5 V.

² Guaranteed by design and not subject to production test. Besistor-terminal capacitance tests are measured with 2.5 V bias on the measured terminal. The remaining resistor terminals are for open circuit.

³ See the timing diagram in Figure 3 for location of measured values. All input control voltages are specified with t₀ = t₀ = 1 ns (10% to 90% of V₀₀) and timed from a volted pleed of 1.6 V, Switching characteristics are measured using V₀₀ = 3 V or 5 V. To avoid false clocking, a minimum input logic slew rate of 1 V₁₀₈ should be maintained.

⁴ Propagation delay depends on the value of V₆₀, R₀, and C₀ (see the Applications section).


Table 9. AD8403 Pin Function Descriptions


Pin No.	Mnemonic	Description
1	AGND2	Analog Ground 2.1
2	B2	Terminal B RDAC 2.
3	A2	Terminal A RDAC 2.
4	W2	Wiper RDAC 2, Addr = 01 ₂ .
5	AGND4	Analog Ground 4.1
6	B4	Terminal B RDAC 4.
7	A4	Terminal A RDAC 4.
8	W4	Wiper RDAC 4, Addr = 11 ₂ .
9	DGND	Digital Ground.1
10	SHDN	Active Low Input. Terminal A open circuit. Shutdown controls Variable Resistor 1 through Variable Resistor 4.
11	cs	Chip Select Input, Active Low. When CS returns high, data in the serial input register is decoded, based on the address bits, and loaded into the target DAC register.
12	SDI	Serial Data Input.
13	SDO	Serial Data Output. Open drain transistor requires a pull-up resistor.
14	CLK	Serial Clock Input, Positive Edge Triggered.
15	RS	Active Low Reset to Midscale. Sets RDAC registers to 80 _H .
16	V _{DD}	Positive Power Supply. Specified for operation at both 3 V and 5 V.
17	AGND3	Analog Ground 3.1
18	W3	Wiper RDAC 3, Addr = 10 ₂ .
19	A3	Terminal A RDAC 3.
20	B3	Terminal B RDAC 3.
21	AGND1	Analog Ground 1.1
22	W1	Wiper RDAC 1, Addr = 00 ₂ .
23	A1	Terminal A RDAC 1.
24	B1	Terminal B RDAC 1.

¹ All AGND pins must be connected to DGND.

AD8400/AD8402/AD8403

TYPICAL PERFORMANCE CHARACTERISTICS








Figure 11. Resistance Step Position Nonlinearity Error vs. Code





Figure 12. 10 kΩ Wiper-Contact-Resistance Histogram







Figure 14. 50 kΩ Wiper-Contact-Resistance Histogram

Rev. D | Page 13 of 32

Rev. D | Page 14 of 32

AD8400/AD8402/AD8403






Figure 16. Nominal Resistance vs. Temperature





Figure 17. ΔV_{wis}/ΔT Potentiometer Mode Tempco






Figure 19. One Position Step Change at Half-Scale (Code 7F_H to 80_H)






Figure 20. 10 kΩ Gain vs. Frequency vs. Code (See Figure 43)

AD8400/AD8402/AD8403



re 21. Long-Term Drift Accelerated by Burn-In







Figure 23. 50 kΩ Gain vs. Frequency vs. Code






Figure 25. Digital Feedthrough vs. Time





Figure 26. 100 kΩ Gain vs. Frequency vs. Code






Figure 28. Supply Current vs. Digital Input Voltage




Figure 29. Power Supply Rejection Ratio vs. Fred (See Figure 40)




Figure 30. –3 dB Bandwidths




Figure 31. Supply Current vs. Clock Freque





Figure 32. AD8403 Incremental Wiper (See Figure 39)

AD8400/AD8402/AD8403






Figure 34, Shutdown Current vs. Tem





Figure 35. Supply Current vs. Temperature




Rev. D | Page 17 of 32

Rev. D | Page 18 of 32

AD8400/AD8402/AD8403

TEST CIRCUITS



v Error (INI . DNI)







Figure 40. Power Supply Sensitivity (PSS, PSRR

PSRR (dB) = 20LOG $\left(\frac{\Delta V_{MS}}{\Delta V_{DD}}\right)$

PSS (%/%) = $\frac{\Delta V_{MS}\%}{\Delta V_{DD}\%}$



AD8400/AD8402/AD8403

THEORY OF OPERATION


THE AD8400/AD8402/AD8403 provide a single, dual, and quad channel, 256-position, digitally controlled variable resistor (VR) device. Changing the programmed VR setting is accomplished by clocking in a 10-bit serial data-word into the SD1 (Serial Data Input) pin. The format of this data-word its two address bits, MSB first, followed by eight data bits, also MSB first. Table 6 provides the serial register data-word format. The AD8400/AD8402/AD8403 have the following address assignments for the ADDR decoder, which determines the location of the VR latch receiving the serial register data in Bit B7 to Bit B0.

$$VR\# = AI \times 2 + A0 + 1 \tag{1}$$

The single-channel AD8400 requires A1 = A0 = 0. The dual-channel AD8402 requires A1 = 0. VR settings can be changed one at a time in random sequence. A serial clock running at 10 MHz makes it possible to load all four VRs under 4 μ s (10 × 4 × 100 ns) for AD8403. The exact timing requirements are shown in Figure 3, Figure 4, and Figure 5.

are shown in Figure 3, Figure 4, and Figure 5.

The AD8400/AD8402/AD8403 do not have power-on midscale preset, so the wiper can be at any random position at power-up. However, the AD8402/AD8403 can be reset to midscale by asserting the R8 pin, simplifying initial conditions at power-up. Both parts have a power shutdown SHDN pin that places the VR in a zero-power-consumption state where Terminal Ax is open-circuited and the Wiper Wx is connected to Terminal Bx, resulting in the consumption of only the leakage current in the VR. In shutdown mode, the VR lach settings are maintained so that upon returning to the operational mode, the VR settings return to the previous resistance values. The digital interface is still active in shutdown, except that SDO is deactivated. Code changes in the registers can be made during shutdown that will produce new wiper positions when the device is taken out of shutdown.



PROGRAMMING THE VARIABLE RESISTOR

Rheostat Operation

Rhostat Operation

The nominal resistance of the VR (RDAC) between Terminal A and Terminal B is available with values of 1 kΩ, 10 kΩ, 50 kΩ, and 100 kΩ. The final digits of the part number determine the nominal resistance value; that is, 10 kΩ = 10; 100 kΩ = 100. The nominal resistance value; that is, 10 kΩ = 10; 100 kΩ = 100. The nominal resistance (Ra) of the VR has 25 contact points accessible by the wiper terminal, and the resulting resistance can be measured either across the wiper and B terminals (Rω). The shift data-word loaded into the RDAC latch is decoded to select one of the 256 possible settings. The wiper's first connection starts at the B terminal for data 00s. This B terminal connection has a wiper contact resistance of 50 Ω. The second connection (for the 10 kΩ part) is the first tap point located at 89 Ω = $|R_{\rm MR}|$ (nominal resistance) + $R_{\rm M}$ = 30 H + 50 Ω] for data 01s. The third connection is the next tap point representing 78 Ω + 50 Ω = 128 Ω for data 02s. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10.011 Ω. Note that the wiper does not directly connect to the B terminal even for data 00s. See Figure 45 for a simplified diagram of the equivalent RDAC circuit.

The AD8400 contains one RDAC, the AD8402 contains

The AD8400 contains one RDAC, the AD8402 contains two independent RDACs, and the AD8403 contains four independent RDACs. The general transfer equation that determines the digitally programmed output resistance between Wx and Bx is

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W \qquad (2)$$

where D, in decimal, is the data loaded into the 8-bit RDAC# latch, and R_{AB} is the nominal end-to-end resistance.

For example, when the A terminal is either open-circuited or tied to the Wiper W, the following RDAC latch codes result in the following R_{WB} (for the $10~k\Omega$ version): ${\bf Table~10}.$

Table 10.		
D (Dec)	R _{ws} (Ω)	Output State
255	10,011	Full scale
128	5,050	Midscale (RS = 0 condition)
1	89	1 LSB
0	50	Zero-scale (wiper contact resistance)

Note that in the zero-scale condition, a finite wiper resistance of 500 Q is present. Care should be taken to limit the current flow between W and B in this state to a maximum value of 5 mA to avoid degradation or possible destruction of the internal switch

Like a mechanical potentiometer, RDAC is symmetrical. The resistance between the Wiper W and Terminal A also produces a digitally controlled complementary resistance, $Ros_{\rm to}$. When these terminals are used, the B terminal can be tied to the wiper or left floating. $Ros_{\rm to}$ starts at the maximum and decreases as the data loaded into the RDAC latch increases. The general transfer equation for this $Ros_{\rm to}$ is

$$R_{WA}(D) = \frac{256 - D}{256} \times R_{AB} + R_{W}$$
(3)

where D is the data loaded into the 8-bit RDAC# latch, and $R_{\rm AB}$ is the nominal end-to-end resistance

For example, when the B terminal is either open-circuited or tied to the Wiper W, the following RDAC latch codes result in the following Rwa (for the $10~k\Omega$ version):

Table 11.

D (Dec)	R _{WA} (Ω)	Output State
255	89	Full-Scale
128	5,050	Midscale (RS = 0 Condition)
1	10,011	1 LSB
0	10.050	Zero-Scale

The typical distribution of RAB from channel to channel matches within ±1%. However, device-to-device matching is process lot dependent and has a ±20% variation. The temperature coefficient, or the change in Ras with temperature, is 500 ppm/°C.

The wiper-to-end-terminal resistance temperature coefficient has the best performance over the 10% to 100% of adjustment range where the internal wiper contact switches do not contribute any significant temperature related errors. The graph in Figure 18 shows the performance of Res tempeo vs. code. Usin the potentiometer with codes below 32 results in the larger temperature coefficients plotted.

PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates an output voltage proportional to the input voltage applied to a given terminal

For example, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper starting at 0 V up to 1 LSB less than 5 V. Each LSB is equal to the voltage applied across the A to B terminals divided by the 256-position applied actors the A to Berlinman divided by the 230-position resolution of the potentiometer divider. The general equation defining the output voltage with respect to ground for any given input voltage applied to the A to B terminals is

$$V_{W} = \frac{D}{256} \times V_{AB} + V_{B} \tag{4}$$

Operation of the digital potentiometer in the voltage divider mode results in more accurate operation over temperature.

Here the output voltage is dependent on the ratio of the interna resistors, not the absolute value; therefore, the temperature drift mproves to 15 ppm/°C.

At the lower wiper position settings, the potentiometer divider temperature coefficient increases because the contribution of the CMOS switch wiper resistance becomes an appreciable portion of the total resistance from the B terminal to the Wiper W. See Figure 17 for a plot of potentiometer tempco performance vs. code setting.

DIGITAL INTERFACING

The AD8400/AD8402/AD8403 contain a standard SPI-compatible, 3-wire, serial input control interface. The three inputs are clock (CLK), chip select (CS), and serial data input (SDI). The positive-edge sensitive CLK input requires clean transitions to avoid clocking incorrect data into the serial input register. For the best result, use logic transitions faster than 1 V/µs. Standard logic families work well. If mechanical switches are used for product evaluation, they should be debounced by a flip-flop or other suitable means. The block diagrams in Figure 46, Figure 47, and Figure 48 show the internal digital circuitry in more detail. When CS is taken active low, the clock loads data into the 10-bit serial register on each positive clock edge (see Table 12). The AD8400/AD8402/AD8403 contain a standard SPI-




Figure 46, AD8400 Block Dig




Figure 47. AD8402 Block Diag

Rev. D | Page 21 of 32

AD8400/AD8402/AD8403




Table 12. Input Logic Control Truth Table							
CLK	cs	RS	SHDN	Register Activity			
L	L	Н	Н	No SR effect; enables SDO pin			
Р	L	Н	Н	Shift one bit in from the SDI pin. The 10th previously entered bit is shifted out of the SDO pin.			
Х	Р	Н	Н	Load SR data into RDAC latch based on A1, A0 decode (Table 13).			
X	Н	Н	Н	No operation			
Х	х	L	Н	Sets all RDAC latches to midscale, wiper centered, and SDO latch cleared			
х	Н	Р	Н	Latches all RDAC latches to 80H			
Х	Н	Н	L	Open-circuits all Resistor A terminals, connects W to B, turns off SDO output transistor.			


P = positive edge, X = don't care, SR = shift register

The serial data output (SDO) pin, which exists only on the AD8403 and not on the AD8400 or AD8402, contains an open-drain, n-channel FET that requires a pull-up resistor to transfer data to the SDI pin of the next package. The pull-up resistor termination voltage may be larger than the $V_{\rm DS}$ supply (but less than the max $V_{\rm DS}$ of 8 V) of the AD8403 SDO outpu (but less than the max V_{100} of 8 \dot{V}) of the AD8403 SDO output device. For example, the AD8403 could operate at V_{100} = 3.3 V, and the pull-up for interface to the next device could be set at 5 V. This allows for daisy-chaining several RDACs from a single processor serial data line. The clock period needs to be increased when using a pull-up resistor to the SDI pin of the following device in the series. Capacitive loading at the daisy-chain node SDO to SDI between devices must be accounted for in order to transfer data successfully. When daisy chain is used, CS should be kent low until all the bits of every nackage are clocked sizes. be kept low until all the bits of every package are clocked into their respective serial registers and the address and data bits are in the proper decoding location.


If two AD8403 RDACs are daisy-chained, it requires 20 bits It two AD8403 RDACs are daisy-chained, it requires 20 bits of address and data in the format shown in Table 6. During shutdown (SHDN = logic low), the SDO output pin is forced to the off (logic high) state to disable power dissipation in the pull-up resistor. See Figure 50 for equivalent SDO output circuit schematic.

The data setup and hold times in the specification table determine the data valid time requirements. The last 10 bits of the data-word entered into the serial register are held when $\overline{\Box}$ returns high. At the same time $\overline{\Box}$ goes high it gates the address decoder, which enables one of the two (AD8402) or four (AD8403) positive edge-triggered RDAC latches. See Figure 49 and Table 13.

Table 13. Address Decode Table Latch Decoded RDAC#1 RDAC#2 RDAC#3 AD8403 Only RDAC#4 AD8403 Only



The target RDAC latch is loaded with the last eight bits of the serial data-word completing one RDAC update. In the case of AD8403, four separate 10-bit data-words must be clocked in to change all four VR settings.



All digital pins are protected with a series input resistor and parallel Zener ESD structure shown in Figure 51. This structure applies to digital pins $\overline{\text{CS}}$, SDI, SDO, $\overline{\text{RS}}$, $\overline{\text{SHDN}}$, and CLK. The applies to digital pins CS, SDI, SDO, KS, SHDN, and CLK. I digital input ESD protection allows for mixed power supply applications where 5 V CMOS logic can be used to drive an AD8400, AD8402, or AD8403 operating from a 3 V power supply. Analog Pin A, Pin B, and Pin W are protected with a 20 Ω series resistor and parallel Zener diode (see Figure 52).

Rev. D | Page 22 of 32

AD8400/AD8402/AD8403



Figure 51. Equivalent ESD Protection Circuits



Figure 52. Equive




Figure 53. RDAC Circuit Simulation Model for RDAC = $10 \text{ k}\Omega$

The AC characteristics of the RDAC are dominated by the internal parasitic capacitances and the external capacitive loads The -3 dB bandwidth of the AD8403AN10 (10 k Ω resistor) measures 600 kHz at half scale as a potentiometer divider. Figure 30 provides the large signal Bode plot characteristics of the three available resistor versions $10~\mathrm{k}\Omega$, $50~\mathrm{k}\Omega$, and $100~\mathrm{k}\Omega$ to the uniter available (is testion) restants to $M_{\rm L}/30 M_{\odot}$, and no $M_{\rm L}/30 M_{\odot}$. The gain flatness vs. frequency graph of the 1 kΩ version predicts filter applications performance (see Figure 33). A parasitic simulation model has been developed and is shown in Figure 53. Listing I provides a macro model net list for the $10~{\rm k}\Omega$ RDAC. Listing I. Macro Model Net List for RDAC

.PARAM DW=255, RDAC=10E3

.SUBCKT DPOT (A.W.)

CA A 0 (DW/256*90.4E-12+30E-12) CA A 0 {DW/256*90.4E-12+30E-1 RAW A W {(1-DW/256)*RDAC+50} CW W 0 120E-12 RBW W B {DW/256*RDAC+50} CB B 0 {(1-DW/256)*90.4E-12+30E-12}

ENDS DPOT

The total harmonic distortion plus noise (THD + N), shown in Figure 41, is measured at 0.003% in an inverting op amp circuit using an offset ground and a rail-to-rail OP279 amplifier. using an offset ground and a rail-to-rail OP279 amplifier. Thermal noise is primarily Johnson noise, typically 9 nV/Hz for the 10 k0 revision at f=1 kHz. For the 100 k Ω device, thermal noise becomes 29 nV/Hz. Channel-to-channel crosstalk measure less than -65 dB at f=100 kHz. To achieve this isolation, the extra ground pins provided on the package to segregate the individual RDACs must be connected to circuit ground. AGND and DGND pins should be at the same voltage potential. Any unused potentiometers in a package should be connected to ground. Power supply rejection is typically -35 dB at 10 kHz. Care is needed to minimize power supply ripple in high accuracy applications.

AD8400/AD8402/AD8403

APPLICATIONS

The digital potentiometer (RDAC) allows many of the applica-tions of a mechanical potentiometer to be replaced by a solid-state solution offering compact size and freedom from vibration, shock, and open contact problems encountered in hostile environments. A major advantage of the digital potentiometer is its programmability. Any settings can be saved for later recall in system memory. in system memory.

The two major configurations of the RDAC include the potentiometer divider (basic 3-terminal application) and the rheostat (2-terminal configuration) connections show in Figure 37 and Figure 38.

Certain boundary conditions must be satisfied for proper AD8400/AD8402/AD8403 operation. First, all analog signals must remain within the GNI to Vog range used to operate the single-supply AD8400/AD8402/AD8403. For standard potentiometer divider applications, the wiper output can be used directly. For low resistance loads, buffer the wiper with a suitable rail-to-rail op amp such as the OP291 or the OP279. Second, for ac signals and bipolar dc adjustment applications, a virtual ground is generally needed. Whichever method is used to create the virtual ground, the result must provide the necessary sink and source current for all connected loads, including adequate bypass capacitance. Figure 41 shows one channel of the AD8402 connected in an inverting programmable gain amplifier circuit. The virtual ground is set at 2.5 V, which allows the circuit output to span a 22.5 V range with respect to virtual ground. The rail-to-rail amplifier capability is necessary for the widest output swing. As the wiper is adjusted from its midscale reset position (80n) toward the A terminal (code FFin), the voltage gain of the circuit is increased in successively larger increments. Alternatively, as the wiper is adjusted toward the B terminal (code 00n), the signal becomes attenuated. The plot in Figure 54 shows the wiper settings for a 1001 range of voltage gain (VVN). Note the ±10 dB of pseudologarithmic gain around of B (UVN). This circuit is mainly useful for gain adjustments in the range of 0.14 VV to 4 VVV, beyond this range the step sizes become very large, and the resistance of the driving circuit can become a significant term in the gain coultine. Certain boundary conditions must be satisfied for proper sizes become very large, and the resistance of the driving circuit can become a significant term in the gain equation.




Figure 54. Inverting Programmable Gain Plot

ACTIVE FILLER
The state variable active filter is one of the standard circuits used to generate a low-pass, high-pass, or band-pass filter. The digital potentiometer allows full programmability of the frequency, gain, and Q of the filter outputs. Figure 55 shows the filter circuit using a 2.5 V virtual ground, which allows a 2.5 V virtual and output swing, RDAC2 and RDAC3 set the LB HB, and BP cutoff and center frequencies, respectively. These variable resistors should be roorgammed with the sam LR. HP, and BP cutoff and center frequencies, respectively. These variable resistors should be programmed with the same data (as with ganged potentiometers) to maintain the best Circuit Q. Figure 56 shows the measured filter response at the band-pass output as a function of the RDAC2 and RDAC3 settings that produce a range of center frequencies from 2 kHz to 20 kHz. The filter gain response at the band-pass output is shown in Figure 57. At a center frequency of 2 kHz, the gain is adjusted over a –20 dB to +20 dB range determined by RDAC1. Circuit Q is adjusted by RDAC4. For more detailed reading on the state variable active filter, see Analog Devices' application note AN-318.




Figure 55. Programmable State Variable Acti




Figure 56 Programmed Center Frequency Band-Pass Resnonse





Figure 57. Programmed Amplitude Band-Pass Response

AD8400/AD8402/AD8403

OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOF REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 58. 8-Lead Standard Small outline package [SOIC Narrow Body (R-8)





Figure 59. 14-Lead Plastic Dual-In-Line Package [PDIF Narrow Body (N-14)



COMPLIANT TO JEDEC STANDARDS MS-012-AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESS) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FO
DEEDEDENCE ONLY AND ADE NOT ADPORDIATE OF JIESE IN DESIGN

Figure 60. 14-Lead Standard Small Outline Package [SOIC] Narrow Body (R-14) Dimensions shown in millimeters and (inches)





Figure 61. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters

Rev. D | Page 25 of 32

Rev. D | Page 26 of 32

AD8400/AD8402/AD8403



igure 62. 24-Lead Plastic Dual-In-Line Package [PDIP] Narrow Body (N-24-1) Dimensions shown in inches and (millimeters)





Figure 64. 24-Lead Thin Shrink Small Outline Package [TSSOP] (RU-24) Dimensions shown in millimeters



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 63. 24-Lead Standard Small Outline Package [SOIC] Wide Body (R-24) Dimensions shown in millimeters and (inches)

AD8400/AD8402/AD8403

ORDERING GUIDE

Model ¹	Number of Channels	End-to-End R _{AB} (kΩ)	Temperature Range (°C)	Package Description	Package Option	Ordering Quantity	Branding Information
AD8400AR10	1	10	-40 to +125	8-Lead SOIC	R-8	98	AD8400A10
AD8400AR10-REEL	1	10	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A10
AD8400ARZ102	1	10	-40 to +125	8-Lead SOIC	R-8	98	AD8400A10
AD8400ARZ10-REEL ²	1	10	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A10
AD8400AR50	1	50	-40 to +125	8-Lead SOIC	R-8	98	AD8400A50
AD8400AR50-REEL	1	50	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A50
AD8400ARZ502	1	50	-40 to +125	8-Lead SOIC	R-8	98	AD8400A50
AD8400ARZ50-REEL ²	1	50	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A50
AD8400AR100	1	100	-40 to +125	8-Lead SOIC	R-8	98	AD8400AC
AD8400AR100-REEL	1	100	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400AC
AD8400ARZ1002	1	100	-40 to +125	8-Lead SOIC	R-8	98	AD8400AC
AD8400ARZ100-REEL ²	1	100	-40 to +125	8-Lead SOIC	R-8	2.500	AD8400AC
AD8400AR1	1	1	-40 to +125	8-Lead SOIC	R-8	98	AD8400A1
AD8400AR1-REEL	l i	1	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A1
AD8400ARZ12	1	l i	-40 to +125	8-Lead SOIC	R-8	98	AD8400A1
AD8400ARZ1-REEL ²	1	i	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A1
AD8402AN10	2	10	-40 to +125	14-Lead PDIP	N-14	25	AD8402A10
AD8402AR10	2	10	-40 to +125	14-Lead SOIC	R-14	56	AD8402A10
AD8402AR10-REEL	2	10	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A10 AD8402A10
AD8402ARU10	2	10	-40 to +125	14-Lead TSSOP	RU-14	96	8402A10
AD8402ARU10-REEL	2	10	-40 to +125	14-Lead TSSOP	RU-14	2.500	8402A10
AD8402ARUZ10 ²	2	10	-40 to +125	14-Lead TSSOP	RU-14	96	8402A10
AD8402ARUZ10-REEL ²	2	10	-40 to +125	14-Lead TSSOP	RU-14		8402A10
AD8402ARUZ 10-REEL* AD8402AR710 ²	2	10		14-Lead ISSOP	R-14	2,500 96	
	_		-40 to +125				AD8402A10
AD8402ARZ10-REEL ²	2	10	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A10
AD8402AR50	2	50	-40 to +125	14-Lead SOIC	R-14	56	AD8402A50
AD8402AR50-REEL	2	50	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A50
AD8402ARU50	2	50	-40 to +125	14-Lead TSSOP	RU-14	96	8402A50
AD8402ARU50-REEL	2	50	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A50
AD8402ARUZ50 ²	2	50	-40 to +125	14-Lead TSSOP	RU-14	96	8402A50
AD8402ARUZ50-REEL ²	2	50	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A50
AD8402ARZ50 ²	2	50	-40 to +125	14-Lead SOIC	R-14	96	AD8402A50
AD8402ARZ50-REEL ²	2	50	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A50
AD8402AR100	2	100	-40 to +125	14-Lead SOIC	R-14	56	AD8402AC
AD8402AR100-REEL	2	100	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402AC
AD8402ARU100	2	100	-40 to +125	14-Lead TSSOP	RU-14	96	8402A-C
AD8402ARU100-REEL	2	100	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A-C
AD8402ARUZ100 ²	2	100	-40 to +125	14-Lead TSSOP	RU-14	96	8402A-C
AD8402ARUZ100-REEL ²	2	100	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A-C
AD8402ARZ1002	2	100	-40 to +125	14-Lead SOIC	R-14	96	AD8402AC
AD8402ARZ100-REEL ²	2	100	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402AC
AD8402AR1	2	1	-40 to +125	14-Lead SOIC	R-14	56	AD8402A1
AD8402AR1-REEL	2	1	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A1
AD8402ARU1	2	1	-40 to +125	14-Lead TSSOP	RU-14	96	8402A1
AD8402ARU1-REEL	2	1	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A1
AD8402ARUZ12	2	1	-40 to +125	14-Lead TSSOP	RU-14		AD8402A1
AD8402ARUZ1-REEL ²	2	1	-40 to +125	14-Lead TSSOP	RU-14	2,500	AD8402A1
AD8402ARZ12	2	1	-40 to +125	14-Lead SOIC	R14	' '	AD8402A1
	2	1	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A1
AD8402ARZ1-REEL ²	2	1	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A1

Model ¹	Number of Channels	End-to-End R _{AB} (kΩ)	Temperature Range (°C)	Package Description	Package Option	Ordering Quantity	Branding Information
AD8403AN10	4	10	-40 to +125	24-Lead PDIP	N-24-1	15	AD8403A10
AD8403AR10	4	10	-40 to +125	24-Lead SOIC	R-24	31	AD8403A10
AD8403AR10-REEL	4	10	-40 to +125	24-Lead SOIC	R-24	1,000	AD8403A10
AD8403ARU10	4	10	-40 to +125	24-Lead TSSOP	RU-24	63	8403A10
AD8403ARU10-REEL	4	10	-40 to +125	24-Lead TSSOP	RU-24	2,500	8403A10
AD8403ARUZ10 ²	4	10	-40 to +125	24-Lead TSSOP	RU-24	63	8403A10
AD8403ARUZ10-REEL ²	4	10	-40 to +125	24-Lead TSSOP	RU-24	2,500	8403A10
AD8403ARZ10 ²	4	10	-40 to +125	24-Lead SOIC	R-24	63	AD8403A10
AD8403ARZ10-REEL ²	4	10	-40 to +125	24-Lead SOIC	R-24	2,500	AD8403A10
AD8403AN50	4	50	-40 to +125	24-Lead PDIP	N-24-1	15	AD8403A50
AD8403AR50	4	50	-40 to +125	24-Lead SOIC	R-24	31	AD8403A50
AD8403AR50-REEL	4	50	-40 to +125	24-Lead SOIC	R-24	1,000	AD8403A50
AD8403ARU50	4	50	-40 to +125	24-Lead TSSOP	RU-24	63	8403A50
AD8403ARUZ50 ²	4	50	-40 to +125	24-Lead TSSOP	RU-24	2,500	8403A50
AD8403ARZ50 ²	4	50	-40 to +125	24-Lead SOIC	R-24	63	AD8403A50
AD8403ARZ50-REEL ²	4	50	-40 to +125	24-Lead SOIC	R-24	2,500	AD8403A50
AD8403AR100	4	100	-40 to +125	24-Lead SOIC	R-24	31	AD8403A100
AD8403AR100-REEL	4	100	-40 to +125	24-Lead SOIC	R-24	1,000	AD8403A100
AD8403ARU100	4	100	-40 to +125	24-Lead TSSOP	RU-24	63	8403A100
AD8403ARU100-REEL	4	100	-40 to +125	24-Lead TSSOP	RU-24	2,500	8403A100
AD8403ARUZ100 ²	4	100	-40 to +125	24-Lead TSSOP	RU-24	63	8403A100
AD8403ARUZ100-REEL ²	4	100	-40 to +125	24-Lead TSSOP	RU-24	2,500	8403A100
AD8403ARZ100 ²	4	100	-40 to +125	24-Lead SOIC	R-24	63	AD8403A100
AD8403ARZ100-REEL ²	4	100	-40 to +125	24-Lead SOIC	R-24	2,500	AD8403A100
AD8403AR1	4	1	-40 to +125	24-Lead SOIC	R-24	31	AD8403A1
AD8403AR1-REEL	4	1	-40 to +125	24-Lead SOIC	R-24	1,000	AD8403A1
AD8403ARU1	4	1	-40 to +125	24-Lead TSSOP	RU-24	63	8403A1
AD8403ARU1-REEL	4	1	-40 to +125	24-Lead TSSOP	RU-24	2,500	8403A1
AD8403ARUZ12	4	1	-40 to +125	24-Lead TSSOP	RU-24	63	8403A1
AD8403ARUZ1-REEL ²	4	1	-40 to +125	24-Lead TSSOP	RU-24	2,500	8403A1
AD8403ARZ12	4	1	-40 to +125	24-Lead SOIC	R-24	63	AD8403A1
AD8403ARZ1-REEL ²	4	1	-40 to +125	24-Lead SOIC	R-24	2,500	AD8403A1
AD8403EVAL				Evaluation Board			

Rev. D | Page 29 of 32 Rev. D | Page 30 of 32

AD8400/AD8402/AD8403

NOTES

AD8400/AD8402/AD8403

AD8400/AD8402/AD8403

NOTES

NOTES

