



1-/2-/4-Channel  
Digital Potentiometers  
AD8400/AD8402/AD8403

FEATURES

256-position variable resistance device  
Replaces 1, 2, or 4 potentiometers  
1 kΩ, 10 kΩ, 50 kΩ, 100 kΩ  
Power shutdown—less than 5 μA  
3-wire, SPI-compatible serial data input  
10 MHz update data loading rate  
2.7 V to 5.5 V single-supply operation

APPLICATIONS

Mechanical potentiometer replacement  
Programmable filters, delays, time constants  
Volume control, panning  
Line impedance matching  
Power supply adjustment

GENERAL DESCRIPTION

The AD8400/AD8402/AD8403 provide a single-, dual-, or quad-channel, 256-position, digitally controlled variable resistor (VR) device.<sup>1</sup> These devices perform the same electronic adjustment function as a mechanical potentiometer or variable resistor. The AD8400 contains a single variable resistor in the compact SOIC-8 package. The AD8402 contains two independent variable resistors in space-saving SOIC-14 surface-mount packages. The AD8403 contains four independent variable resistors in 24-lead PDIP, SOIC, and TSSOP packages. Each part contains a fixed resistor with a wiper contact that taps the fixed resistor value at a point determined by the digital code loaded into the controlling serial input register. The resistance between the wiper and either endpoint of the fixed resistor varies linearly with respect to the digital code transferred into the VR latch. Each variable resistor offers a completely programmable value of resistance between the A terminal and the wiper or the B terminal and the wiper. The fixed A-to-B terminal resistance of 1 kΩ, 10 kΩ, 50 kΩ, or 100 kΩ has a ±1% channel-to-channel matching tolerance with a nominal temperature coefficient of 500 ppm/°C. A unique switching circuit minimizes the high glitch inherent in traditional switched resistor designs, avoiding any make-before-break or break-before-make operation.

(continued on Page 3)




Figure 1.




Figure 2.  $R_{AW}$  and  $R_{WB}$  vs. Code

<sup>1</sup> The terms digital potentiometer, VR, and RDAC are used interchangeably.

Rev. D  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 www.analog.com  
Fax: 781.461.3113 © 2005 Analog Devices, Inc. All rights reserved.

Rev. D | Page 2 of 32

AD8400/AD8402/AD8403

TABLE OF CONTENTS

Features .....	1	ESD Caution.....	11
Applications.....	1	Pin Configurations and Function Descriptions .....	12
General Description .....	1	Typical Performance Characteristics .....	14
Functional Block Diagram .....	1	Test Circuits.....	19
Revision History .....	2	Theory of Operation .....	20
Specifications.....	4	Programming the Variable Resistor.....	20
Electrical Characteristics—10 kΩ Version.....	4	Programming the Potentiometer Divider.....	21
Electrical Characteristics—50 kΩ and 100 kΩ Versions.....	6	Digital Interfacing .....	21
Electrical Characteristics—1 kΩ Version.....	8	Applications.....	24
Electrical Characteristics—All Versions .....	10	Active Filter.....	24
Timing Diagrams.....	10	Outline Dimensions .....	26
Absolute Maximum Ratings.....	11	Ordering Guide .....	28
Serial Data-Word Format .....	11		

REVISION HISTORY

10/05—Rev. C to Rev. D	
Updated Format.....	Universal
Changes to Features.....	1
Changes to Table 1.....	4
Changes to Table 2.....	6
Changes to Table 3.....	8
Changes to Table 5.....	11
Added Figure 36.....	18
Replaced Figure 37.....	19
Changes to Theory of Operation Section.....	20
Changes to Applications Section.....	24
Updated Outline Dimensions .....	26
Changes to Ordering Guide .....	28

11/01—Rev. B to Rev. C	
Addition of new Figure.....	1
Edits to Specifications.....	2
Edits to Absolute Maximum Ratings.....	6
Edits to TPCs 1, 8, 12, 16, 20, 24, 35 .....	9
Edits to the Programming the Variable Resistor Section .....	13

AD8400/AD8402/AD8403

GENERAL DESCRIPTION

(continued from Page 1)

Each VR has its own VR latch that holds its programmed resistance value. These VR latches are updated from an SPI-compatible, serial-to-parallel shift register that is loaded from a standard 3-wire, serial-input digital interface. Ten data bits make up the data-word clocked into the serial input register. The data-word is decoded where the first two bits determine the address of the VR latch to be loaded, and the last eight bits are the data. A serial data output pin at the opposite end of the serial register allows simple daisy chaining in multiple VR applications without additional external decoding logic.

The reset ( $\overline{RS}$ ) pin forces the wiper to midscale by loading  $80_{\text{H}}$  into the VR latch. The  $\overline{\text{SHDN}}$  pin forces the resistor to an end-to-end open-circuit condition on the A terminal and shorts the wiper to the B terminal, achieving a microwatt power shutdown state. When  $\overline{\text{SHDN}}$  is returned to logic high, the previous latch settings put the wiper in the same resistance setting prior to shutdown. The digital interface is still active in shutdown so that code changes can be made that will produce new wiper positions when the device is taken out of shutdown.

The AD8400 is available in the SOIC-8 surface mount. The AD8402 is available in both surface-mount (SOIC-14) and 14-lead PDIP packages, while the AD8403 is available in a narrow-body, 24-lead PDIP and a 24-lead, surface-mount package. The AD8402/AD8403 are also offered in the 1.1 mm thin TSSOP-14/TSSOP-24 packages for PCMCIA applications. All parts are guaranteed to operate over the extended industrial temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

AD8400/AD8402/AD8403

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—10 KΩ VERSION

$V_{\text{DD}} = 3\text{ V} \pm 10\%$  or  $5\text{ V} \pm 10\%$ ,  $V_{\text{A}} = V_{\text{DD}}$ ,  $V_{\text{B}} = 0\text{ V}$ ,  $-40^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C}$ , unless otherwise noted.

Table 1.						
Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS RHEOSTAT MODE (Specifications Apply to All VRs)						
Resistor Differential NL <sup>2</sup>	R-DNL	$R_{\text{AB}}, V_{\text{A}} = \text{no connect}$	-1	±1/4	+1	LSB
Resistor Nonlinearity <sup>3</sup>	R-INL	$R_{\text{AB}}, V_{\text{A}} = \text{no connect}$	-2	±1/2	+2	LSB
Nominal Resistance <sup>3</sup>	$R_{\text{AB}}$	$T_{\text{A}} = 25^{\circ}\text{C}$ , model: AD840XY10	8	10	12	kΩ
Resistance Tempco	$\Delta R_{\text{AB}}/\Delta T$	$V_{\text{AB}} = V_{\text{DD}}$ , wiper = no connect		500		ppm/°C
Wiper Resistance	$R_{\text{W}}$	$V_{\text{DD}} = 5\text{ V}$ , $I_{\text{W}} = V_{\text{DD}}/R_{\text{AB}}$		50	100	Ω
	$R_{\text{W}}$	$V_{\text{DD}} = 3\text{ V}$ , $I_{\text{W}} = V_{\text{DD}}/R_{\text{AB}}$		200		Ω
Nominal Resistance Match	$\Delta R/R_{\text{AB}}$	CH 1 to CH 2, CH 3, or CH 4, $V_{\text{AB}} = V_{\text{DD}}$ , $T_{\text{A}} = 25^{\circ}\text{C}$		0.2	1	%
DC CHARACTERISTICS POTENTIOMETER DIVIDER (Specifications Apply to All VRs)						
Resolution	N		8			Bits
Integral Nonlinearity <sup>4</sup>	INL		-2	±1/2	+2	LSB
Differential Nonlinearity <sup>4</sup>	DNL	$V_{\text{DD}} = 5\text{ V}$	-1	±1/4	+1	LSB
	DNL	$V_{\text{DD}} = 3\text{ V}$ , $T_{\text{A}} = 25^{\circ}\text{C}$	-1	±1/4	+1	LSB
	DNL	$V_{\text{DD}} = 3\text{ V}$ , $T_{\text{A}} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	-1.5	±1/2	+1.5	LSB
Voltage Divider Tempco	$\Delta V_{\text{W}}/\Delta T$	Code = $80_{\text{H}}$		15		ppm/°C
Full-Scale Error	$V_{\text{WFS}}$	Code = FF <sub>H</sub>	-4	-2.8	0	LSB
Zero-Scale Error	$V_{\text{WZ}}$	Code = $00_{\text{H}}$	0	1.3	2	LSB
RESISTOR TERMINALS						
Voltage Range <sup>5</sup>	$V_{\text{A,B,W}}$		0		$V_{\text{DD}}$	V
Capacitance <sup>6</sup> Ax, Capacitance Bx	$C_{\text{A,B}}$	$f = 1\text{ MHz}$ , measured to GND, code = $80_{\text{H}}$		75		pF
Capacitance <sup>6</sup> Wx	$C_{\text{W}}$	$f = 1\text{ MHz}$ , measured to GND, code = $80_{\text{H}}$		120		pF
Shutdown Current <sup>7</sup>	$I_{\text{A,SD}}$	$V_{\text{A}} = V_{\text{DD}}$ , $V_{\text{B}} = 0\text{ V}$ , $\overline{\text{SHDN}} = 0$		0.01	5	μA
Shutdown Wiper Resistance	$R_{\text{W,SD}}$	$V_{\text{A}} = V_{\text{DD}}$ , $V_{\text{B}} = 0\text{ V}$ , $\overline{\text{SHDN}} = 0$ , $V_{\text{DD}} = 5\text{ V}$		100	200	Ω
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	$V_{\text{IH}}$	$V_{\text{DD}} = 5\text{ V}$	2.4			V
Input Logic Low	$V_{\text{IL}}$	$V_{\text{DD}} = 5\text{ V}$		0.8		V
Input Logic High	$V_{\text{IH}}$	$V_{\text{DD}} = 3\text{ V}$	2.1			V
Input Logic Low	$V_{\text{IL}}$	$V_{\text{DD}} = 3\text{ V}$		0.6		V
Output Logic High	$V_{\text{OH}}$	$R_{\text{L}} = 2.2\text{ k}\Omega$ to $V_{\text{DD}}$	$V_{\text{DD}} - 0.1$			V
Output Logic Low	$V_{\text{OL}}$	$I_{\text{OL}} = 1.6\text{ mA}$ , $V_{\text{DD}} = 5\text{ V}$		0.4		V
Input Current	$I_{\text{L}}$	$V_{\text{IN}} = 0\text{ V}$ or $5\text{ V}$ , $V_{\text{DD}} = 5\text{ V}$		±1		μA
Input Capacitance <sup>8</sup>	$C_{\text{L}}$			5		pF
POWER SUPPLIES						
Power Supply Range	$V_{\text{DD range}}$		2.7		5.5	V
Supply Current (CMOS)	$I_{\text{DD}}$	$V_{\text{H}} = V_{\text{DD}}$ or $V_{\text{L}} = 0\text{ V}$		0.01	5	μA
Supply Current (TTL) <sup>9</sup>	$I_{\text{DD}}$	$V_{\text{H}} = 2.4\text{ V}$ or $0.8\text{ V}$ , $V_{\text{DD}} = 5.5\text{ V}$		0.9	4	mA
Power Dissipation (CMOS) <sup>9</sup>	$P_{\text{DSS}}$	$V_{\text{H}} = V_{\text{DD}}$ or $V_{\text{L}} = 0\text{ V}$ , $V_{\text{DD}} = 5.5\text{ V}$			27.5	μW
Power Supply Sensitivity	PSS	$V_{\text{DD}} = 5\text{ V} \pm 10\%$		0.0002	0.001	%/%
	PSS	$V_{\text{DD}} = 3\text{ V} \pm 10\%$		0.006	0.03	%/%

## AD8400/AD8402/AD8403

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DYNAMIC CHARACTERISTICS <sup>5, 10</sup>						
Bandwidth –3 dB	BW_10 K	R = 10 kΩ		600		kHz
Total Harmonic Distortion	THD <sub>W</sub>	V <sub>A</sub> = 1 V rms + 2 V dc, V <sub>B</sub> = 2 V dc, f = 1 kHz		0.003		%
V <sub>W</sub> Settling Time	t <sub>s_100 K</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>B</sub> = 0 V, ±1% error band		2		μs
Resistor Noise Voltage	e <sub>NWR</sub>	R <sub>WB</sub> = 5 kΩ, f = 1 kHz, R <sub>S</sub> = 0		9		nV/√Hz
Crosstalk <sup>11</sup>	C <sub>T</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>B</sub> = 0 V		–65		dB

<sup>1</sup> Typical represents average readings at 25°C and V<sub>DD</sub> = 5 V.

<sup>2</sup> Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See the test circuit in Figure 38. I<sub>W</sub> = 50 μA for V<sub>DD</sub> = 3 V and I<sub>W</sub> = 400 μA for V<sub>DD</sub> = 5 V for the 10 kΩ versions.

<sup>3</sup> V<sub>W</sub> = V<sub>DD</sub>, wiper (V<sub>W</sub>) = no connect.

<sup>4</sup> INL and DNL are measured at V<sub>W</sub> with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V.

DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions. See the test circuit in Figure 37.

<sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.

<sup>6</sup> Guaranteed by design and not subject to production test. Resistor-terminal capacitance tests are measured with 2.5 V bias on the measured terminal. The remaining resistor terminals are left open circuit.

<sup>7</sup> Measured at the A<sub>x</sub> terminals. All A<sub>x</sub> terminals are open-circuited in shutdown mode.

<sup>8</sup> Worst-case supply current is consumed when the input logic level is at 2.4 V, a standard characteristic of CMOS logic. See Figure 28 for a plot of I<sub>DD</sub> vs. logic voltage.

<sup>9</sup> P<sub>DISS</sub> is calculated from (I<sub>DD</sub> × V<sub>DD</sub>). CMOS logic level inputs result in minimum power dissipation.

<sup>10</sup> All dynamic characteristics use V<sub>DD</sub> = 5 V.

<sup>11</sup> Measured at a V<sub>W</sub> pin where an adjacent V<sub>W</sub> pin is making a full-scale voltage change.

## AD8400/AD8402/AD8403

## ELECTRICAL CHARACTERISTICS—50 KΩ AND 100 KΩ VERSIONS

V<sub>DD</sub> = 3 V ± 10% or 5 V ± 10%, V<sub>A</sub> = V<sub>DD</sub>, V<sub>B</sub> = 0 V, –40°C ≤ T<sub>A</sub> ≤ +125°C, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS RHEOSTAT MODE (Specifications Apply to All VRs)						
Resistor Differential NL <sup>2</sup>	R-DNL	R <sub>WB</sub> , V <sub>A</sub> = No Connect	–1	±1/4	+1	LSB
Resistor Nonlinearity <sup>3</sup>	R-INL	R <sub>WB</sub> , V <sub>A</sub> = No Connect	–2	±1/2	+2	LSB
Nominal Resistance <sup>3</sup>	R <sub>AB</sub>	T <sub>A</sub> = 25°C, Model: AD840XYY50	35	50	65	kΩ
	R <sub>AB</sub>	T <sub>A</sub> = 25°C, Model: AD840XYY100	70	100	130	kΩ
Resistance Tempco	ΔR <sub>AB</sub> /ΔT	V <sub>AB</sub> = V <sub>DD</sub> , Wiper = No Connect		500		ppm/°C
Wiper Resistance	R <sub>W</sub>	V <sub>DD</sub> = 5 V, I <sub>W</sub> = V <sub>DD</sub> /R <sub>AB</sub>		50	100	Ω
	R <sub>W</sub>	V <sub>DD</sub> = 3 V, I <sub>W</sub> = V <sub>DD</sub> /R <sub>AB</sub>		200		Ω
Nominal Resistance Match	ΔR/R <sub>AB</sub>	CH 1 to CH 2, CH 3, or CH 4, V <sub>AB</sub> = V <sub>DD</sub> , T <sub>A</sub> = 25°C		0.2	1	%
DC CHARACTERISTICS POTENTIOMETER DIVIDER (Specifications Apply to All VRs)						
Resolution	N		8			Bits
Integral Nonlinearity <sup>4</sup>	INL		–4	±1	+4	LSB
Differential Nonlinearity <sup>4</sup>	DNL	V <sub>DD</sub> = 5 V	–1	±1/4	+1	LSB
	DNL	V <sub>DD</sub> = 3 V, T <sub>A</sub> = 25°C	–1	±1/4	+1	LSB
	DNL	V <sub>DD</sub> = 3 V, T <sub>A</sub> = –40°C to +85°C	–1.5	±1/2	+1.5	LSB
Voltage Divider Tempco	ΔV <sub>W</sub> /ΔT	Code = 80 <sub>H</sub>		15		ppm/°C
Full-Scale Error	V <sub>WFS</sub>	Code = FF <sub>H</sub>	–1	–0.25	0	LSB
Zero-Scale Error	V <sub>WZS</sub>	Code = 00 <sub>H</sub>	0	+0.1	+1	LSB
RESISTOR TERMINALS						
Voltage Range <sup>5</sup>	V <sub>A</sub> , V <sub>B</sub> , V <sub>W</sub>		0		V <sub>DD</sub>	V
Capacitance <sup>6</sup> A <sub>x</sub> , B <sub>x</sub>	C <sub>A</sub> , C <sub>B</sub>	f = 1 MHz, measured to GND, code = 80 <sub>H</sub>		15		pF
Capacitance <sup>6</sup> W <sub>x</sub>	C <sub>W</sub>	f = 1 MHz, measured to GND, code = 80 <sub>H</sub>		80		pF
Shutdown Current <sup>7</sup>	I <sub>A_SD</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>B</sub> = 0 V, SHDN = 0		0.01	5	μA
Shutdown Wiper Resistance	R <sub>W_SD</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>B</sub> = 0 V, SHDN = 0, V <sub>DD</sub> = 5 V		100	200	Ω
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V <sub>HI</sub>	V <sub>DD</sub> = 5 V	2.4			V
Input Logic Low	V <sub>LI</sub>	V <sub>DD</sub> = 5 V		0.8		V
Input Logic High	V <sub>HI</sub>	V <sub>DD</sub> = 3 V	2.1			V
Input Logic Low	V <sub>LI</sub>	V <sub>DD</sub> = 3 V		0.6		V
Output Logic High	V <sub>OH</sub>	R <sub>L</sub> = 2.2 kΩ to V <sub>DD</sub>	V <sub>DD</sub> – 0.1			V
Output Logic Low	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 mA, V <sub>DD</sub> = 5 V		0.4		V
Input Current	I <sub>IL</sub>	V <sub>IN</sub> = 0 V or 5 V, V <sub>DD</sub> = 5 V		±1		μA
Input Capacitance <sup>6</sup>	C <sub>IL</sub>			5		pF
POWER SUPPLIES						
Power Supply Range	V <sub>DD</sub> range		2.7		5.5	V
Supply Current (CMOS)	I <sub>DD</sub>	V <sub>HI</sub> = V <sub>DD</sub> or V <sub>LI</sub> = 0 V		0.01	5	μA
Supply Current (TTL) <sup>8</sup>	I <sub>DD</sub>	V <sub>HI</sub> = 2.4 V or 0.8 V, V <sub>DD</sub> = 5.5 V		0.9	4	mA
Power Dissipation (CMOS) <sup>9</sup>	P <sub>DISS</sub>	V <sub>HI</sub> = V <sub>DD</sub> or V <sub>LI</sub> = 0 V, V <sub>DD</sub> = 5.5 V			27.5	μW
Power Supply Sensitivity	PSS	V <sub>DD</sub> = 5 V ± 10%		0.0002	0.001	%/%
	PSS	V <sub>DD</sub> = 3 V ± 10%		0.006	0.03	%/%

## AD8400/AD8402/AD8403

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DYNAMIC CHARACTERISTICS <sup>5, 10</sup>						
Bandwidth –3 dB	BW_50 K	R = 50 kΩ		125		kHz
	BW_100 K	R = 100 kΩ		71		kHz
Total Harmonic Distortion	THD <sub>W</sub>	V <sub>A</sub> = 1 V rms + 2 V dc, V <sub>B</sub> = 2 V dc, f = 1 kHz		0.003		%
V <sub>W</sub> Settling Time	t <sub>s_50 K</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>B</sub> = 0 V, ±1% error band		9		μs
	t <sub>s_100 K</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>B</sub> = 0 V, ±1% error band		18		μs
Resistor Noise Voltage	e <sub>NWR_50 K</sub>	R <sub>WB</sub> = 25 kΩ, f = 1 kHz, R <sub>S</sub> = 0		20		nV/√Hz
	e <sub>NWR_100 K</sub>	R <sub>WB</sub> = 50 kΩ, f = 1 kHz, R <sub>S</sub> = 0		29		nV/√Hz
Crosstalk <sup>11</sup>	C <sub>T</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>B</sub> = 0 V		–65		dB

<sup>1</sup> Typical represents average readings at 25°C and V<sub>DD</sub> = 5 V.

<sup>2</sup> Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See the test circuit in Figure 38. I<sub>W</sub> = V<sub>DD</sub>/R for V<sub>DD</sub> = 3 V or 5 V for the 50 kΩ and 100 kΩ versions.

<sup>3</sup> V<sub>W</sub> = V<sub>DD</sub>, wiper (V<sub>W</sub>) = no connect.

<sup>4</sup> INL and DNL are measured at V<sub>W</sub> with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V.

DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions. See the test circuit in Figure 37.

<sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.

<sup>6</sup> Guaranteed by design and not subject to production test. Resistor-terminal capacitance tests are measured with 2.5 V bias on the measured terminal. The remaining resistor terminals are left open circuit.

<sup>7</sup> Measured at the A<sub>x</sub> terminals. All A<sub>x</sub> terminals are open-circuited in shutdown mode.

<sup>8</sup> Worst-case supply current consumed when input logic level at 2.4 V, standard characteristic of CMOS logic. See Figure 28 for a plot of I<sub>DD</sub> vs. logic voltage.

<sup>9</sup> P<sub>DISS</sub> is calculated from (I<sub>DD</sub> × V<sub>DD</sub>). CMOS logic level inputs result in minimum power dissipation.

<sup>10</sup> All dynamic characteristics use V<sub>DD</sub> = 5 V.

<sup>11</sup> Measured at a V<sub>W</sub> pin where an adjacent V<sub>W</sub> pin is making a full-scale voltage change.

## AD8400/AD8402/AD8403

## ELECTRICAL CHARACTERISTICS—1 KΩ VERSION

V<sub>DD</sub> = 3 V ± 10% or 5 V ± 10%, V<sub>A</sub> = V<sub>DD</sub>, V<sub>B</sub> = 0 V, –40°C ≤ T<sub>A</sub> ≤ +125°C, unless otherwise noted.

Table 3.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS RHEOSTAT MODE (Specifications Apply to All VRs)						
Resistor Differential NL <sup>2</sup>	R-DNL	R <sub>WB</sub> , V <sub>A</sub> = no connect	–5	–1	+3	LSB
Resistor Nonlinearity <sup>3</sup>	R-INL	R <sub>WB</sub> , V <sub>A</sub> = no connect	–4	±1.5	+4	LSB
Nominal Resistance <sup>3</sup>	R <sub>AB</sub>	T <sub>A</sub> = 25°C, model: AD840XYY1	0.8	1.2	1.6	kΩ
Resistance Tempco	ΔR <sub>AB</sub> /ΔT	V <sub>AB</sub> = V <sub>DD</sub> , wiper = no connect		700		ppm/°C
Wiper Resistance	R <sub>W</sub>	V <sub>DD</sub> = 5 V, I <sub>W</sub> = V <sub>DD</sub> /R <sub>AB</sub>		53	100	Ω
	R <sub>W</sub>	V <sub>DD</sub> = 3 V, I <sub>W</sub> = V <sub>DD</sub> /R <sub>AB</sub>		200		Ω
Nominal Resistance Match	ΔR/R <sub>AB</sub>	CH 1 to CH 2, V <sub>AB</sub> = V <sub>DD</sub> , T <sub>A</sub> = 25°C		0.75	2	%
DC CHARACTERISTICS POTENTIOMETER DIVIDER (Specifications Apply to All VRs)						
Resolution	N		8			Bits
Integral Nonlinearity <sup>4</sup>	INL	V <sub>DD</sub> = 5 V	–6	±2	+6	LSB
Differential Nonlinearity <sup>4</sup>	DNL	V <sub>DD</sub> = 3 V, T <sub>A</sub> = 25°C	–5	–2	+5	LSB
Voltage Divider Temperature Coefficient	ΔV <sub>W</sub> /ΔT	Code = 80 <sub>H</sub>		25		ppm/°C
Full-Scale Error	V <sub>WFS</sub>	Code = FF <sub>H</sub>	–20	–12	0	LSB
Zero-Scale Error	V <sub>WZS</sub>	Code = 00 <sub>H</sub>	0	6	10	LSB
RESISTOR TERMINALS						
Voltage Range <sup>5</sup>	V <sub>A</sub> , V <sub>B</sub> , V <sub>W</sub>		0		V <sub>DD</sub>	V
Capacitance <sup>6</sup> A <sub>x</sub> , B <sub>x</sub>	C <sub>A</sub> , C <sub>B</sub>	f = 1 MHz, measured to GND, code = 80 <sub>H</sub>		75		pF
Capacitance <sup>6</sup> W <sub>x</sub>	C <sub>W</sub>	f = 1 MHz, measured to GND, code = 80 <sub>H</sub>		120		pF
Shutdown Supply Current <sup>7</sup>	I <sub>A_SD</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>B</sub> = 0 V, SHDN = 0		0.01	5	μA
Shutdown Wiper Resistance	R <sub>W_SD</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>B</sub> = 0 V, SHDN = 0, V <sub>DD</sub> = 5 V		50	100	Ω
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V <sub>HI</sub>	V <sub>DD</sub> = 5 V	2.4			V
Input Logic Low	V <sub>LI</sub>	V <sub>DD</sub> = 5 V		0.8		V
Input Logic High	V <sub>HI</sub>	V <sub>DD</sub> = 3 V	2.1			V
Input Logic Low	V <sub>LI</sub>	V <sub>DD</sub> = 3 V		0.6		V
Output Logic High	V <sub>OH</sub>	R <sub>L</sub> = 2.2 kΩ to V <sub>DD</sub>	V <sub>DD</sub> – 0.1			V
Output Logic Low	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 mA, V <sub>DD</sub> = 5 V		0.4		V
Input Current	I <sub>IL</sub>	V <sub>IN</sub> = 0 V or 5 V, V <sub>DD</sub> = 5 V		±1		μA
Input Capacitance <sup>6</sup>	C <sub>IL</sub>			5		pF
POWER SUPPLIES						
Power Supply Range	V <sub>DD</sub> range		2.7		5.5	V
Supply Current (CMOS)	I <sub>DD</sub>	V <sub>HI</sub> = V <sub>DD</sub> or V <sub>LI</sub> = 0 V		0.01	5	μA
Supply Current (TTL) <sup>8</sup>	I <sub>DD</sub>	V <sub>HI</sub> = 2.4 V or 0.8 V, V <sub>DD</sub> = 5.5 V		0.9	4	mA
Power Dissipation (CMOS) <sup>9</sup>	P <sub>DISS</sub>	V <sub>HI</sub> = V <sub>DD</sub> or V <sub>LI</sub> = 0 V, V <sub>DD</sub> = 5.5 V			27.5	μW
Power Supply Sensitivity	PSS	ΔV <sub>DD</sub> = 5 V ± 10%		0.0035	0.008	%/%
	PSS	ΔV <sub>DD</sub> = 3 V ± 10%		0.05	0.13	%/%

## AD8400/AD8402/AD8403

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
<b>DYNAMIC CHARACTERISTICS</b> <sup>5,10</sup>						
Bandwidth –3 dB	BW, 1 K	R = 1 kΩ		5,000		kHz
Total Harmonic Distortion	THD <sub>N</sub>	V <sub>A</sub> = 1 V rms ± 2 V dc, V <sub>S</sub> = 2 V dc, f = 1 kHz		0.015		%
V <sub>IN</sub> Settling Time	t <sub>s</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>S</sub> = 0 V, ±1% error band		0.5		μs
Resistor Noise Voltage	e <sub>RES</sub>	R <sub>RES</sub> = 500 Ω, f = 1 kHz, $\overline{RS} = 0$		3		nV/√Hz
Crosstalk <sup>11</sup>	C <sub>i</sub>	V <sub>A</sub> = V <sub>DD</sub> , V <sub>S</sub> = 0 V		–65		dB

<sup>1</sup> Typicals represent average readings at 25°C and V<sub>DD</sub> = 5 V.

<sup>2</sup> Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. See the test circuit in Figure 38. I<sub>A</sub> = 500 μA for V<sub>DD</sub> = 3 V and I<sub>A</sub> = 2.5 mA for V<sub>DD</sub> = 5 V for 1 kΩ version.

<sup>3</sup> V<sub>IN</sub> = V<sub>DD</sub>, wiper (V<sub>A</sub>) = no connect.

<sup>4</sup> INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V<sub>A</sub> = V<sub>DD</sub> and V<sub>S</sub> = 0 V.

DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions. See the test circuit in Figure 37.

<sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.

<sup>6</sup> Guaranteed by design and not subject to production test. Resistor-terminal capacitance tests are measured with 2.5 V bias on the measured terminal.

The remaining resistor terminals are left open circuit.

<sup>7</sup> Measured at the A<sub>x</sub> terminals. All A<sub>x</sub> terminals are open-circuited in shutdown mode.

<sup>8</sup> Worst-case supply current is consumed when the input logic level is at 2.4 V, a standard characteristic of CMOS logic. See Figure 28 for a plot of I<sub>DD</sub> vs. logic voltage.

<sup>9</sup> P<sub>DSIS</sub> is calculated from (I<sub>DD</sub> × V<sub>DD</sub>). CMOS logic level inputs result in minimum power dissipation.

<sup>10</sup> All dynamic characteristics use V<sub>DD</sub> = 5 V.

<sup>11</sup> Measured at a V<sub>IN</sub> pin where an adjacent V<sub>IN</sub> pin is making a full-scale voltage change.

## AD8400/AD8402/AD8403

### ELECTRICAL CHARACTERISTICS—ALL VERSIONS

V<sub>DD</sub> = 3 V ± 10% or 5 V ± 10%, V<sub>A</sub> = V<sub>DD</sub>, V<sub>B</sub> = 0 V, –40°C ≤ T<sub>A</sub> ≤ +125°C, unless otherwise noted.

Table 4.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
<b>SWITCHING CHARACTERISTICS</b> <sup>2,3</sup>						
Input Clock Pulse Width	t <sub>CO</sub> , t <sub>CL</sub>	R <sub>L</sub> = 1 kΩ to 5 V, C <sub>L</sub> ≤ 20 pF	10			ns
Data Setup Time	t <sub>DS</sub>		5			ns
Data Hold Time	t <sub>DH</sub>		5			ns
CLK to SDO Propagation Delay <sup>4</sup>	t <sub>PO</sub>		1	25		ns
$\overline{CS}$ Setup Time	t <sub>CS</sub>		10			ns
$\overline{CS}$ High Pulse Width	t <sub>CSW</sub>		10			ns
Reset Pulse Width	t <sub>RS</sub>		50			ns
CLK Fall to $\overline{CS}$ Rise Hold Time	t <sub>CSH</sub>		0			ns
$\overline{CS}$ Rise to Clock Rise Setup	t <sub>CS1</sub>		10			ns

<sup>1</sup> Typicals represent average readings at 25°C and V<sub>DD</sub> = 5 V.

<sup>2</sup> Guaranteed by design and not subject to production test. Resistor-terminal capacitance tests are measured with 2.5 V bias on the measured terminal.

The remaining resistor terminals are left open circuit.

<sup>3</sup> See the timing diagram in Figure 3 for location of measured values. All input control voltages are specified with t<sub>h</sub> = t<sub>f</sub> = 1 ns (10% to 90% of V<sub>DD</sub>) and timed from a voltage level of 1.6 V. Switching characteristics are measured using V<sub>DD</sub> = 3 V or 5 V. To avoid false clocking, a minimum input logic slew rate of 1 V/μs should be maintained.

<sup>4</sup> Propagation delay depends on the value of V<sub>DD</sub>, R<sub>L</sub>, and C<sub>L</sub> (see the Applications section).

### TIMING DIAGRAMS




Figure 3. Timing Diagram




Figure 5. Reset Timing Diagram




Figure 4. Detailed Timing Diagram

## AD8400/AD8402/AD8403

### ABSOLUTE MAXIMUM RATINGS

T<sub>A</sub> = 25°C, unless otherwise noted.

Table 5.

Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V, +8 V
V <sub>A</sub> , V <sub>B</sub> , V <sub>S</sub> to GND	0 V, V <sub>DD</sub>
Maximum Current	
I <sub>IN</sub> , I <sub>IN</sub> Pulsed	±20 mA
I <sub>IN</sub> Continuous (R <sub>DS</sub> ≤ 1 kΩ, A Open) <sup>1</sup>	±5 mA
I <sub>IN</sub> Continuous (R <sub>DS</sub> ≤ 1 kΩ, B Open) <sup>1</sup>	±5 mA
I <sub>IN</sub> Continuous (R <sub>DS</sub> = 1 kΩ/10 kΩ/50 kΩ/100 kΩ) <sup>1</sup>	±5 mA/±500 μA/±100 μA/±50 μA
Digital Input and Output Voltage to GND	0 V, 7 V
Operating Temperature Range	–40°C to +125°C
Maximum Junction Temperature (T <sub>J</sub> , Maximum)	150°C
Storage Temperature	–65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Package Power Dissipation	(T <sub>J</sub> max – T <sub>A</sub> )/θ <sub>JA</sub>
Thermal Resistance (θ <sub>JA</sub> )	
SOIC (R-8)	158°C/W
PDIP (N-14)	83°C/W
PDIP (N-24)	63°C/W
SOIC (R-14)	120°C/W
SOIC (R-24)	70°C/W
TSSOP-14 (RU-14)	180°C/W
TSSOP-24 (RU-24)	143°C/W

<sup>1</sup> Maximum terminal current is bounded by the maximum applied voltage across any two of the A, B, and W terminals at a given resistance, the maximum current handling of the switches, and the maximum power dissipation of the package; V<sub>DD</sub> = 5 V.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### SERIAL DATA-WORD FORMAT

Table 6.

ADDR		DATA							
<b>B9</b>	<b>B8</b>	<b>B7</b>	<b>B6</b>	<b>B5</b>	<b>B4</b>	<b>B3</b>	<b>B2</b>	<b>B1</b>	<b>B0</b>
A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
MSB	LSB	MSB							LSB
2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>							2 <sup>0</sup>

## AD8400/AD8402/AD8403

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 6. AD8400 Pin Configuration




Figure 7. AD8402 Pin Configuration




Figure 8. AD8403 Pin Configuration

Table 7. AD8400 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	B1	Terminal B RDAC.
2	GND	Ground.
3	$\overline{CS}$	Chip Select Input, Active Low. When $\overline{CS}$ returns high, data in the serial input register is decoded, based on the address bits, and loaded into the target DAC register.
4	SDI	Serial Data Input.
5	CLK	Serial Clock Input, Positive Edge Triggered.
6	V <sub>DD</sub>	Positive Power Supply. Specified for operation at both 3 V and 5 V.
7	W1	Wiper RDAC, Addr = 00.
8	A1	Terminal A RDAC.

Table 8. AD8402 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	AGND	Analog Ground. <sup>1</sup>
2	B2	Terminal B RDAC 2.
3	A2	Terminal A RDAC 2.
4	W2	Wiper RDAC 2, Addr = 01.
5	DGND	Digital Ground. <sup>1</sup>
6	SHDN	Terminal A Open Circuit. Shutdown controls Variable Resistor 1 and Variable Resistor 2.
7	$\overline{CS}$	Chip Select Input, Active Low. When $\overline{CS}$ returns high, data in the serial input register is decoded, based on the address bits, and loaded into the target DAC register.
8	SDI	Serial Data Input.
9	CLK	Serial Clock Input, Positive Edge Triggered.
10	RS	Active Low Reset to Midscale. Sets RDAC registers to 80.
11	V <sub>DD</sub>	Positive Power Supply. Specified for operation at both 3 V and 5 V.
12	W1	Wiper RDAC 1, Addr = 00.
13	A1	Terminal A RDAC 1.
14	B1	Terminal B RDAC 1.

<sup>1</sup> All AGND pins must be connected to DGND.

### ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



AD8400/AD8402/AD8403

Table 9. AD8403 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	AGND2	Analog Ground 2. <sup>1</sup>
2	B2	Terminal B RDAC 2.
3	A2	Terminal A RDAC 2.
4	W2	Wiper RDAC 2. Addr = 01 <sub>h</sub> .
5	AGND4	Analog Ground 4. <sup>1</sup>
6	B4	Terminal B RDAC 4.
7	A4	Terminal A RDAC 4.
8	W4	Wiper RDAC 4. Addr = 11 <sub>h</sub> .
9	DGND	Digital Ground. <sup>1</sup>
10	SHDN	Active Low Input. Terminal A open circuit. Shutdown controls Variable Resistor 1 through Variable Resistor 4.
11	$\overline{CS}$	Chip Select Input. Active Low. When $\overline{CS}$ returns high, data in the serial input register is decoded, based on the address bits, and loaded into the target DAC register.
12	SDI	Serial Data Input.
13	SDO	Serial Data Output. Open drain transistor requires a pull-up resistor.
14	CLK	Serial Clock Input, Positive Edge Triggered.
15	$\overline{RS}$	Active Low Reset to Midscale. Sets RDAC registers to 80 <sub>h</sub> .
16	V <sub>DD</sub>	Positive Power Supply. Specified for operation at both 3 V and 5 V.
17	AGND3	Analog Ground 3. <sup>1</sup>
18	W3	Wiper RDAC 3. Addr = 10 <sub>h</sub> .
19	A3	Terminal A RDAC 3.
20	B3	Terminal B RDAC 3.
21	AGND1	Analog Ground 1. <sup>1</sup>
22	W1	Wiper RDAC 1. Addr = 00 <sub>h</sub> .
23	A1	Terminal A RDAC 1.
24	B1	Terminal B RDAC 1.

<sup>1</sup> All AGND pins must be connected to DGND.

AD8400/AD8402/AD8403

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 9. Wiper to End Terminal Resistance vs. Code




Figure 10. Resistance Linearity vs. Conduction Current




Figure 11. Resistance Step Position Nonlinearity Error vs. Code




Figure 12. 10 kΩ Wiper-Contact-Resistance Histogram




Figure 13. Potentiometer Divider Nonlinearity Error vs. Code




Figure 14. 50 kΩ Wiper-Contact-Resistance Histogram

AD8400/AD8402/AD8403




Figure 15. 100 kΩ Wiper-Contact-Resistance Histogram




Figure 18.  $\Delta R_{WB}/\Delta T$  Rheostat Mode Tempo




Figure 16. Nominal Resistance vs. Temperature




Figure 19. One Position Step Change at Half-Scale (Code 7F<sub>h</sub> to 80<sub>h</sub>)




Figure 17.  $\Delta V_{WB}/\Delta T$  Potentiometer Mode Tempo




Figure 20. 10 kΩ Gain vs. Frequency vs. Code (See Figure 43)

AD8400/AD8402/AD8403




Figure 21. Long-Term Drift Accelerated by Burn-In




Figure 22. Large Signal Settling Time




Figure 24. Total Harmonic Distortion Plus Noise vs. Frequency (See Figure 41 and Figure 42)




Figure 23. 50 kΩ Gain vs. Frequency vs. Code




Figure 25. Digital Feedthrough vs. Time




Figure 26. 100 kΩ Gain vs. Frequency vs. Code

## AD8400/AD8402/AD8403




Figure 27. Normalized Gain Flatness vs. Frequency (See Figure 43)




Figure 28. Supply Current vs. Digital Input Voltage




Figure 29. Power Supply Rejection Ratio vs. Frequency (See Figure 40)




Figure 30. -3 dB Bandwidths




Figure 31. Supply Current vs. Clock Frequency




Figure 32. AD8403 Incremental Wiper On Resistance vs. VDD (See Figure 39)

## AD8400/AD8402/AD8403




Figure 33. 1 kΩ Gain and Phase vs. Frequency




Figure 34. Shutdown Current vs. Temperature




Figure 35. Supply Current vs. Temperature




Figure 36. IAB, MAX vs. Code

## AD8400/AD8402/AD8403

### TEST CIRCUITS




Figure 37. Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 38. Resistor Position Nonlinearity Error (Rheostat Operations; R-INL, R-DNL)




Figure 39. Wiper Resistance




Figure 40. Power Supply Sensitivity (PSS, PSRR)




Figure 41. Inverting Programmable Gain




Figure 42. Noninverting Programmable Gain




Figure 43. Gain vs. Frequency




Figure 44. Incremental On Resistance

## AD8400/AD8402/AD8403

### THEORY OF OPERATION

The AD8400/AD8402/AD8403 provide a single, dual, and quad channel, 256-position, digitally controlled variable resistor (VR) device. Changing the programmed VR setting is accomplished by clocking in a 10-bit serial data-word into the SDI (Serial Data Input) pin. The format of this data-word is two address bits, MSB first, followed by eight data bits, also MSB first. Table 6 provides the serial register data-word format. The AD8400/AD8402/AD8403 have the following address assignments for the ADDR decoder, which determines the location of the VR latch receiving the serial register data in Bit B7 to Bit B0:

$$VR\# = A1 \times 2 + A0 + 1 \quad (1)$$

The single-channel AD8400 requires A1 = A0 = 0. The dual-channel AD8402 requires A1 = 0. VR settings can be changed one at a time in random sequence. A serial clock running at 10 MHz makes it possible to load all four VRs under 4 μs (10 × 4 × 100 ns) for AD8403. The exact timing requirements are shown in Figure 3, Figure 4, and Figure 5.

The AD8400/AD8402/AD8403 do not have power-on midscale preset, so the wiper can be at any random position at power-up. However, the AD8402/AD8403 can be reset to midscale by asserting the RS pin, simplifying initial conditions at power-up. Both parts have a power shutdown SHDN pin that places the VR in a zero-power-consumption state where Terminal Ax is open-circuited and the Wiper Wx is connected to Terminal Bx, resulting in the consumption of only the leakage current in the VR. In shutdown mode, the VR latch settings are maintained so that upon returning to the operational mode, the VR settings return to the previous resistance values. The digital interface is still active in shutdown, except that SDO is deactivated. Code changes in the registers can be made during shutdown that will produce new wiper positions when the device is taken out of shutdown.




Figure 45. AD8402/AD8403 Equivalent VR (RDAC) Circuit

### PROGRAMMING THE VARIABLE RESISTOR

#### Rheostat Operation

The nominal resistance of the VR (RDAC) between Terminal A and Terminal B is available with values of 1 kΩ, 10 kΩ, 50 kΩ, and 100 kΩ. The final digits of the part number determine the nominal resistance value; that is, 10 kΩ = 10; 100 kΩ = 100. The nominal resistance (RAB) of the VR has 256 contact points accessible by the wiper terminal, and the resulting resistance can be measured either across the wiper and B terminals (RWB) or across the wiper and A terminals (RAW). The 8-bit data-word loaded into the RDAC latch is decoded to select one of the 256 possible settings. The wiper's first connection starts at the B terminal for data 00h. This B terminal connection has a wiper contact resistance of 50 Ω. The second connection (for the 10 kΩ part) is the first tap point located at 89 Ω = [RAB (nominal resistance) + RWB = 39 Ω + 50 Ω] for data 01h. The third connection is the next tap point representing 78 Ω + 50 Ω = 128 Ω for data 02h. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10.011 Ω. Note that the wiper does not directly connect to the B terminal even for data 00h. See Figure 45 for a simplified diagram of the equivalent RDAC circuit.

The AD8400 contains one RDAC, the AD8402 contains two independent RDACs, and the AD8403 contains four independent RDACs. The general transfer equation that determines the digitally programmed output resistance between Wx and Bx is

$$R_{Bx}(D) = \frac{D}{256} \times R_{AB} + R_p \quad (2)$$

where D, in decimal, is the data loaded into the 8-bit RDAC# latch, and RAB is the nominal end-to-end resistance.

For example, when the A terminal is either open-circuited or tied to the Wiper W, the following RDAC latch codes result in the following RWB (for the 10 kΩ version):

D (Dec)	RWB (Ω)	Output State
255	10,011	Full scale
128	5,050	Midscale (RS = 0 condition)
1	89	1 LSB
0	50	Zero-scale (wiper contact resistance)

Note that in the zero-scale condition, a finite wiper resistance of 50 Ω is present. Care should be taken to limit the current flow between W and B in this state to a maximum value of 5 mA to avoid degradation or possible destruction of the internal switch contact.



AD8400/AD8402/AD8403




Figure 56. Programmed Center Frequency Band-Pass Response





Figure 57. Programmed Amplitude Band-Pass Response


AD8400/AD8402/AD8403

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-012-AA  
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 58. 8-Lead Standard Small outline package [SOIC]  
Narrow Body (R-8)  
Dimensions shown in millimeters and (inches)




COMPLIANT TO JEDEC STANDARDS MS-012-AB  
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 60. 14-Lead Standard Small Outline Package [SOIC]  
Narrow Body (R-14)  
Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-018-AA  
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.  
CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.


Figure 59. 14-Lead Plastic Dual-In-Line Package [PDIP]  
Narrow Body (N-14)  
Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1


Figure 61. 14-Lead Thin Shrink Small Outline Package [TSSOP]  
(RU-14)  
Dimensions shown in millimeters

AD8400/AD8402/AD8403




COMPLIANT TO JEDEC STANDARDS MS-018-AF  
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.  
CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 62. 24-Lead Plastic Dual-In-Line Package [PDIP]  
Narrow Body (N-24-1)  
Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MO-153-AD

Figure 64. 24-Lead Thin Shrink Small Outline Package [TSSOP]  
(RU-24)  
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-013-AD  
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 63. 24-Lead Standard Small Outline Package [SOIC]  
Wide Body (R-24)  
Dimensions shown in millimeters and (inches)

AD8400/AD8402/AD8403

ORDERING GUIDE

Model <sup>1</sup>	Number of Channels	End-to-End Res (kΩ)	Temperature Range (°C)	Package Description	Package Option	Ordering Quantity	Branding Information
AD8400AR10	1	10	-40 to +125	8-Lead SOIC	R-8	98	AD8400A10
AD8400AR10-REEL	1	10	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A10
AD8400ARZ10 <sup>2</sup>	1	10	-40 to +125	8-Lead SOIC	R-8	98	AD8400A10
AD8400ARZ10-REEL <sup>2</sup>	1	10	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A10
AD8400AR50	1	50	-40 to +125	8-Lead SOIC	R-8	98	AD8400A50
AD8400AR50-REEL	1	50	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A50
AD8400ARZ50 <sup>2</sup>	1	50	-40 to +125	8-Lead SOIC	R-8	98	AD8400A50
AD8400ARZ50-REEL <sup>2</sup>	1	50	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A50
AD8400AR100	1	100	-40 to +125	8-Lead SOIC	R-8	98	AD8400AC
AD8400AR100-REEL	1	100	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400AC
AD8400ARZ100 <sup>2</sup>	1	100	-40 to +125	8-Lead SOIC	R-8	98	AD8400AC
AD8400ARZ100-REEL <sup>2</sup>	1	100	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400AC
AD8400AR1	1	1	-40 to +125	8-Lead SOIC	R-8	98	AD8400A1
AD8400AR1-REEL	1	1	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A1
AD8400ARZ1 <sup>2</sup>	1	1	-40 to +125	8-Lead SOIC	R-8	98	AD8400A1
AD8400ARZ1-REEL <sup>2</sup>	1	1	-40 to +125	8-Lead SOIC	R-8	2,500	AD8400A1
AD8402AN10	2	10	-40 to +125	14-Lead PDIP	N-14	25	AD8402A10
AD8402AR10	2	10	-40 to +125	14-Lead SOIC	R-14	56	AD8402A10
AD8402AR10-REEL	2	10	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A10
AD8402ARU10	2	10	-40 to +125	14-Lead TSSOP	RU-14	96	8402A10
AD8402ARU10-REEL	2	10	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A10
AD8402ARUZ10 <sup>2</sup>	2	10	-40 to +125	14-Lead TSSOP	RU-14	96	8402A10
AD8402ARUZ10-REEL <sup>2</sup>	2	10	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A10
AD8402ARZ10 <sup>2</sup>	2	10	-40 to +125	14-Lead SOIC	R-14	96	AD8402A10
AD8402ARZ10-REEL <sup>2</sup>	2	10	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A10
AD8402AR50	2	50	-40 to +125	14-Lead SOIC	R-14	56	AD8402A50
AD8402AR50-REEL	2	50	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A50
AD8402ARU50	2	50	-40 to +125	14-Lead TSSOP	RU-14	96	8402A50
AD8402ARU50-REEL	2	50	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A50
AD8402ARUZ50 <sup>2</sup>	2	50	-40 to +125	14-Lead TSSOP	RU-14	96	8402A50
AD8402ARUZ50-REEL <sup>2</sup>	2	50	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A50
AD8402ARZ50 <sup>2</sup>	2	50	-40 to +125	14-Lead SOIC	R-14	96	AD8402A50
AD8402ARZ50-REEL <sup>2</sup>	2	50	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A50
AD8402AR100	2	100	-40 to +125	14-Lead SOIC	R-14	56	AD8402AC
AD8402AR100-REEL	2	100	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402AC
AD8402ARU100	2	100	-40 to +125	14-Lead TSSOP	RU-14	96	8402A-C
AD8402ARU100-REEL	2	100	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A-C
AD8402ARUZ100 <sup>2</sup>	2	100	-40 to +125	14-Lead TSSOP	RU-14	96	8402A-C
AD8402ARUZ100-REEL <sup>2</sup>	2	100	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A-C
AD8402ARZ100 <sup>2</sup>	2	100	-40 to +125	14-Lead SOIC	R-14	96	AD8402AC
AD8402ARZ100-REEL <sup>2</sup>	2	100	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402AC
AD8402AR1	2	1	-40 to +125	14-Lead SOIC	R-14	56	AD8402A1
AD8402AR1-REEL	2	1	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A1
AD8402ARU1	2	1	-40 to +125	14-Lead TSSOP	RU-14	96	8402A1
AD8402ARU1-REEL	2	1	-40 to +125	14-Lead TSSOP	RU-14	2,500	8402A1
AD8402ARUZ1 <sup>2</sup>	2	1	-40 to +125	14-Lead TSSOP	RU-14	96	AD8402A1
AD8402ARUZ1-REEL <sup>2</sup>	2	1	-40 to +125	14-Lead TSSOP	RU-14	2,500	AD8402A1
AD8402ARZ1 <sup>2</sup>	2	1	-40 to +125	14-Lead SOIC	R14	56	AD8402A1
AD8402ARZ1-REEL <sup>2</sup>	2	1	-40 to +125	14-Lead SOIC	R-14	2,500	AD8402A1

AD8400/AD8402/AD8403

Model <sup>1</sup>	Number of Channels	End-to-End R <sub>ss</sub> (kΩ)	Temperature Range (°C)	Package Description	Package Option	Ordering Quantity	Branding Information
AD8403AN10	4	10	−40 to +125	24-Lead PDIP	N-24-1	15	AD8403A10
AD8403AR10	4	10	−40 to +125	24-Lead SOIC	R-24	31	AD8403A10
AD8403AR10-REEL	4	10	−40 to +125	24-Lead SOIC	R-24	1,000	AD8403A10
AD8403ARU10	4	10	−40 to +125	24-Lead TSSOP	RU-24	63	8403A10
AD8403ARU10-REEL	4	10	−40 to +125	24-Lead TSSOP	RU-24	2,500	8403A10
AD8403ARUZ10 <sup>2</sup>	4	10	−40 to +125	24-Lead TSSOP	RU-24	63	8403A10
AD8403ARUZ10-REEL <sup>2</sup>	4	10	−40 to +125	24-Lead TSSOP	RU-24	2,500	8403A10
AD8403ARZ10 <sup>2</sup>	4	10	−40 to +125	24-Lead SOIC	R-24	63	AD8403A10
AD8403ARZ10-REEL <sup>2</sup>	4	10	−40 to +125	24-Lead SOIC	R-24	2,500	AD8403A10
AD8403AN50	4	50	−40 to +125	24-Lead PDIP	N-24-1	15	AD8403A50
AD8403AR50	4	50	−40 to +125	24-Lead SOIC	R-24	31	AD8403A50
AD8403AR50-REEL	4	50	−40 to +125	24-Lead SOIC	R-24	1,000	AD8403A50
AD8403ARU50	4	50	−40 to +125	24-Lead TSSOP	RU-24	63	8403A50
AD8403ARUZ50 <sup>2</sup>	4	50	−40 to +125	24-Lead TSSOP	RU-24	2,500	8403A50
AD8403ARZ50 <sup>2</sup>	4	50	−40 to +125	24-Lead SOIC	R-24	63	AD8403A50
AD8403ARZ50-REEL <sup>2</sup>	4	50	−40 to +125	24-Lead SOIC	R-24	2,500	AD8403A50
AD8403AR100	4	100	−40 to +125	24-Lead SOIC	R-24	31	AD8403A100
AD8403AR100-REEL	4	100	−40 to +125	24-Lead SOIC	R-24	1,000	AD8403A100
AD8403ARU100	4	100	−40 to +125	24-Lead TSSOP	RU-24	63	8403A100
AD8403ARUZ100-REEL	4	100	−40 to +125	24-Lead TSSOP	RU-24	2,500	8403A100
AD8403ARUZ100 <sup>2</sup>	4	100	−40 to +125	24-Lead TSSOP	RU-24	63	8403A100
AD8403ARUZ100-REEL <sup>2</sup>	4	100	−40 to +125	24-Lead TSSOP	RU-24	2,500	8403A100
AD8403ARZ100 <sup>2</sup>	4	100	−40 to +125	24-Lead SOIC	R-24	63	AD8403A100
AD8403ARZ100-REEL <sup>2</sup>	4	100	−40 to +125	24-Lead SOIC	R-24	2,500	AD8403A100
AD8403AR1	4	1	−40 to +125	24-Lead SOIC	R-24	31	AD8403A1
AD8403AR1-REEL	4	1	−40 to +125	24-Lead SOIC	R-24	1,000	AD8403A1
AD8403ARU1	4	1	−40 to +125	24-Lead TSSOP	RU-24	63	8403A1
AD8403ARU1-REEL	4	1	−40 to +125	24-Lead TSSOP	RU-24	2,500	8403A1
AD8403ARUZ1 <sup>2</sup>	4	1	−40 to +125	24-Lead TSSOP	RU-24	63	8403A1
AD8403ARUZ1-REEL <sup>2</sup>	4	1	−40 to +125	24-Lead TSSOP	RU-24	2,500	8403A1
AD8403ARZ1 <sup>2</sup>	4	1	−40 to +125	24-Lead SOIC	R-24	63	AD8403A1
AD8403ARZ1-REEL <sup>2</sup>	4	1	−40 to +125	24-Lead SOIC	R-24	2,500	AD8403A1
AD8403EVAL				Evaluation Board			

<sup>1</sup> Non-lead-free parts have date codes in the format of either YWW or YYWW, and lead-free parts have date codes in the format of #YYWW, where Y/YY is the year of production and WW is the work week. For example, a non-lead-free part manufactured in the 30<sup>th</sup> work week of 2005 has the date code of either 530 or 0530, while a lead-free part has the date code of #530.

<sup>2</sup> Z = Pb-free part.

AD8400/AD8402/AD8403

NOTES

AD8400/AD8402/AD8403

NOTES

AD8400/AD8402/AD8403

NOTES