

# Automat de Tranziție Bistabil JK Multiplexor MUX4:1


**Melinte Cosmin** 

# **Cuprins**

- 1. Tema de Proiect
- 2. Bistabil JK Implementare
  - Sursă
- 3. MUX 4:1 Implementare
  - Sursă
- 4. Automat Implementare
  - Sursă

## **Tema de Proiect**

### Automat de tranziție:



### **Bistabil JK:**

r	clk	Action
1	x	Reset
0	Ŧ	Q+= JK
otherwise		Wait

### **Multiplexor:**

III. MUX 4:1 și porți logice

### Rezolvarea temei de proiect:



### Implementarea Bistabilului JK la nivel de cod VHDL

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
                                                                  Parametri
 3
    entity JK is
                                                                  intrări și ieșiri
 5
         Port ( CK : in STD LOGIC;
                R : in STD LOGIC;
 6
                J : in STD LOGIC;
                K : in STD LOGIC;
 8
                Q : out STD LOGIC;
9
                Qn : out STD LOGIC);
11   end JK;
12
13 - architecture Behavioral of JK is
14
     signal input : std logic vector(1 downto 0);
16 | signal stare : std logic;
                                                                             Front descendent
17
     begin
     input <= J&K;
19 process(CK,R)
     begin
21 - if R='1' then stare <= '0'
     else
                                                                                               Tabel de adevăr
23 🖯
         if falling edge(CK) then case input is when "00" => stare <= stare;
24
                                                when "01" => stare <='0';
25
                                                when "10" => stare <='l';
26
                                                when "11" => stare <= not stare;
27
                                                when others => stare <= 'X';
                             end case:
29 🖨
         end if;
30 ← end if;
31 end process;
                                               Q si Q<sub>negat</sub>
     Q <= stare;
     Qn <= not stare;
34 end Behavioral;
```

### Implementarea Sursei pentru Bistabilului JK


```
34
     library IEEE;
                                                                              35 □ generate_J: process
     use IEEE.STD LOGIC 1164.ALL;
2
                                                                                    begin
3
                                                                                    J<='0'; wait for 4ns;
     entity JKTest is
 4 \Box
                                                                                    J<='1'; wait for 4ns;
     end JKTest;
                                                                               39 🖨 end process;
6
     architecture Behavioral of JKTest is
                                                                               41 🖯 generate K: process
     component JK is
                                                                                    begin
9
         Port ( CK : in STD LOGIC;
                                                                                    K<='0'; wait for 2ns;
10
                R : in STD LOGIC;
                                                                                    K<='l'; wait for 2ns;
11
                 J : in STD LOGIC;
                                                                               45 end process;
12
                 K : in STD LOGIC;
                                                                               46
                Q : out STD LOGIC;
13
                                                                               47 @ end Behavioral;
                 Qn : out STD LOGIC);
14
15 🗎
     end component JK;
16
17
     signal CLK, RST, J, K: std logic;
     signal Qout, Qoutn: std logic;
18
19
20
     begin
     UUT: JK port map ( CK=>CLK, R=>RST, J=>J, K=>K, Q=>Qout, Qn=>Qoutn);
21
22
23 □
     generate CLK: process
24
     begin
                                                    0.000 ns
     CLK<='0'; wait for lns;
25
     CLK<='l'; wait for lns;
26
                                              Value
                                     Name
27 🖨
     end process;
                                      I CLK
28
                                      I RST
29 🖨
     generate rst: process
                                      J
                                            0
     begin
                                      ⊌ K
     RST<='1'; wait for lns;
                                      ⊌ Qout
     RST<='0'; wait;
                                      Qoutn
33 end process;
```

### Implementarea Multiplexorului MUX4:1 la nivel de cod VHDL

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
     entity MUX4 1 is
                                                   4 intrări
         Port ( IO : in STD LOGIC;
 5
                Il : in STD_LOGIC;
 6
                12 : in STD LOGIC;
                13 : in STD LOGIC;
                                                              2 adrese
 8
 9
                A0 : in STD_LOGIC;
                Al : in STD LOGIC;
10
                Y : out STD LOGIC);
11
12 end MUX4 1;
                                                         o ieșire
13
14 🖯
     architecture Behavioral of MUX4 l is
15
                                                                           Atribuire tabel adevăr
     signal a: std logic vector(1 downto 0);
16
                                                                           pentru fiecare intrare
17
18
     begin
19 :
     a <= Al & A0;
     with a select
21
     Y <= IO when "00", Il when "01", I2 when "10", I3 when "11", IO when others;
22
23 🖳 end Behavioral;
```

### Implementarea Sursei pentru Multiplexorului MUX4:1

```
library IEEE;
                                                                                                             33
     use IEEE.STD LOGIC 1164.ALL;
                                                                                                             34 ─ generate_INO: process
 4 - entity MUX4_lTest is
                                                                                                                  INO<='0'; wait for 4ns;
5 end MUX4_lTest;
                                                                                                                  INO<='1'; wait for 4ns;
                                                                                                             38 end process;
7 - architecture Behavioral of MUX4 lTest is
                                                                                                             39
                                                                                                             40 🖯 generate IN1: process
     component MUX4 1 is
                                                                                                                  begin
         Port ( IO : in STD LOGIC;
                Il : in STD LOGIC;
                                                                                                                  IN1<='0'; wait for 5ns;
10
11
                I2 : in STD LOGIC;
                                                                                                                  IN1<='1'; wait for 5ns;
                                                                                                                  end process;
12
                I3 : in STD LOGIC;
13
                A0 : in STD LOGIC;
                                                                                                                  generate IN2: process
                Al : in STD LOGIC;
                                                                                                                  begin
15
                Y : out STD LOGIC);
                                                                                                                  IN2<='0'; wait for 6ns;
16 	☐ end component MUX4 1;
                                                                                                                  IN2<='l'; wait for 6ns;
17
                                                                                                                  end process;
     signal INAO, INA1, INO, IN1, IN2, IN3, OUTY: std logic;
                                                                                                             52 🖯 generate_IN3: process
20
     UUT: MUX4 1 port map (IO => INO, I1 =>IN1, I2 =>IN2, I3 => IN3, A0 =>INAO, A1 =>INA1, Y =>OUTY);
                                                                                                                  begin
21
                                                                                                                  IN3<='0'; wait for 7ns;
22 🖯 generate_INAO: process
                                                                                                                  IN3<='1'; wait for 7ns;
     begin
                                                                                                             56 end process;
     INAO<='0'; wait for 2ns;
                                                                                                             57
     INAO<='1'; wait for 2ns;
                                                                                                             58 😑 end Behavioral;
26 end process;
27
28 🖯 generate_INAl: process
     begin
     INAl<='0'; wait for 3ns;
     INAl<='l'; wait for 3ns;
```



### Implementarea Automatului JK MUX4:1 la nivel de cod VHDL

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
 4 - entity AutomatJK is
 5
         Port ( R : in std logic;
                                                                        Valori Automat de Tranziție
 6
                CLK : in std logic;
                Q : out std logic vector(2 downto 0));
 7
     end AutomatJK;
9
     architecture Behavioral of AutomatJK is
11
12 🖯
     component MUX4_1 is
13 '
         Port ( IO : in STD LOGIC;
                                                 34 :
14
                Il : in STD LOGIC;
                                                 35
                                                      begin
15
                12 : in STD LOGIC;
                                                 36 | U1: JK port map ( CK=>CLK, R=>R, J=>net(0), K=>net(0), Q=>Qint(0), Qn=>Q0 neg );
16
                13 : in STD LOGIC;
                                                37 U2: JK port map ( CK=>CLK, R=>R, J=>net(1), K=>net(1), Q=>Qint(1), Qn=>Q1 neg );
                                                 38 | U3: JK port map ( CK=>CLK, R=>R / J=>net(2), K=>net(2), Q=>Qint(2), Qn=>Q2_neg );
17
                A0 : in STD LOGIC;
                                                      Q0 neg <= not Qint(0);
                Al : in STD LOGIC;
18
                                                      Ql_neg <= not Qint(1);</pre>
                Y : out STD LOGIC);
19
                                                       Q2_neg <= not Qint(2);
     end component MUX4_1;
                                                       U4: MUX4 1 port map ( I0=>'1', I1=>Q0 neg, I2=>Q0 neg, I3=>'0', A1=>Qint(2), A0=>Qint(1), Y=>net(0) );
21
                                                       U5: MUX4 1 port map ( I0=>'1', I1=>'1', I2=>'1', I3=>'0', A1=>Qint(2), A0=>Qint(1), Y=>net(1) );
                                                 43 :
     component JK is
                                                       U6: MUX4 1 port map ( I0=>'1', I1=>Q0 neg, I2=>Q0 neg, I3=>'1', A1=>Qint(2), A0=>Qint(1), Y=>net(2) );
23
         Port ( CK : in STD LOGIC;
                                                 45
24
                R : in STD LOGIC:
                                                 46
                                                       Q <= Qint;
25 ;
                J : in STD LOGIC:
                                                 47
                K : in STD LOGIC;
26
                                                      end Behavioral;
27
                 Q : out STD LOGIC;
28
                Qn : out STD LOGIC);
29 end component JK;
30
31
     signal net: std logic vector(2 downto 0);
                                                                       Legăm ieșirile la J și K
     signal Qint: std logic vector(2 downto 0);
     signal Q0_neg, Q1_neg, Q2_neg: std logic;
```

### Implementarea Sursei pentru Automatul JK MUX4:1

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3 :
 4 - entity SimulareAutomatJK is
     end SimulareAutomatJK;
 6
     architecture Behavioral of SimulareAutomatJK is
 8
 9 🖯
     component AutomatJK is
10
         Port ( R : in std logic;
11 :
                CLK : in std logic;
12
                0 : out std logic_vector(2 downto 0));
13 end component AutomatJK;
14
15
     signal R,CLK: std logic:
16
     signal Q: std logic vector(2 downto 0);
17
                                                                    Perioada de funcționare
18 :
     begin
     UTT: AutomatJK port map ( R=>R, CLK=>CLK, Q=>Q );
                                                                    a Reset-ului
     R<='1' after Ons, '0' after 20ns; 	←
20
     process
     begin
     CLK<='0'; wait for 5ns;
                                                         Perioada de funcționare
     CLK<='l'; wait for 5ns;
                                                        Clock
     end process;
26
27 A end Behavioral:
```

