



Automat de Tranziție Bistabil JK Multiplexor MUX4:1

Melinte Cosmin

Cuprins

1. Tema de Proiect


2. Bistabil JK - Implementare - Sursă

3. MUX 4:1 - Implementare - Sursă

4. Automat - Implementare - Sursă

Tema de Proiect

Automat de tranziție:




Bistabil JK :

r	clk	Action
1	x	Reset
0	$\overline{\text{L}}$	$Q^+ = JK$
otherwise		Wait

Multiplexor:

III. MUX 4:1 și porți logice

Rezolvarea temei de proiect:



Implementarea Bistabilului JK la nivel de cod VHDL

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity JK is
5      Port ( CK : in STD_LOGIC;
6            R : in STD_LOGIC;
7            J : in STD_LOGIC;
8            K : in STD_LOGIC;
9            Q : out STD_LOGIC;
10           Qn : out STD_LOGIC);
11 end JK;
12
13 architecture Behavioral of JK is
14
15     signal input : std_logic_vector(1 downto 0);
16     signal stare : std_logic;
17     begin
18         input <= J&K;
19         process(CK,R)
20         begin
21             if R='1' then stare <= '0';
22             else
23                 if falling_edge(CK) then case input is when "00" => stare <= stare;
24                                         when "01" => stare <= '0';
25                                         when "10" => stare <= '1';
26                                         when "11" => stare <= not stare;
27                                         when others => stare <= 'X';
28                                     end case;
29             end if;
30         end if;
31     end process;
32     Q <= stare;
33     Qn <= not stare;
34 end Behavioral;
```

Parametri
intrări și ieșiri

Front descendent


Tabel de adevăr

Q și Q_{negat}

Implementarea Sursei pentru Bistabilului JK

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity JKTest is
5  end JKTest;
6
7  architecture Behavioral of JKTest is
8  component JK is
9      Port ( CK : in STD_LOGIC;
10            R : in STD_LOGIC;
11            J : in STD_LOGIC;
12            K : in STD_LOGIC;
13            Q : out STD_LOGIC;
14            Qn : out STD_LOGIC);
15  end component JK;
16
17  signal CLK, RST, J, K: std_logic;
18  signal Qout, Qoutn: std_logic;
19
20  begin
21  UUT: JK port map ( CK=>CLK, R=>RST, J=>J, K=>K, Q=>Qout, Qn=>Qoutn);
22
23  generate_CLK: process
24  begin
25  CLK<='0'; wait for 1ns;
26  CLK<='1'; wait for 1ns;
27  end process;
28
29  generate_rst: process
30  begin
31  RST<='1'; wait for 1ns;
32  RST<='0'; wait;
33  end process;
```

```
34
35  generate_J: process
36  begin
37  J<='0'; wait for 4ns;
38  J<='1'; wait for 4ns;
39  end process;
40
41  generate_K: process
42  begin
43  K<='0'; wait for 2ns;
44  K<='1'; wait for 2ns;
45  end process;
46
47  end Behavioral;
48
```



Implementarea Multiplexorului MUX4:1 la nivel de cod VHDL

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity MUX4_1 is
5      Port ( I0 : in STD_LOGIC;
6            I1 : in STD_LOGIC;
7            I2 : in STD_LOGIC;
8            I3 : in STD_LOGIC;
9            A0 : in STD_LOGIC;
10           A1 : in STD_LOGIC;
11           Y : out STD_LOGIC);
12 end MUX4_1;
13
14 architecture Behavioral of MUX4_1 is
15
16     signal a: std_logic_vector(1 downto 0);
17
18     begin
19         a <= A1 & A0;
20         with a select
21         Y <= I0 when "00", I1 when "01", I2 when "10", I3 when "11", I0 when others;
22
23     end Behavioral;
```

4 intrări

2 adrese

o ieșire

Atribuire tabel adevăr
pentru fiecare intrare

Implementarea Sursei pentru Multiplexorul MUX4:1

```


1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity MUX4_1Test is
5  end MUX4_1Test;
6
7  architecture Behavioral of MUX4_1Test is
8  component MUX4_1 is
9      Port ( I0 : in STD_LOGIC;
10           I1 : in STD_LOGIC;
11           I2 : in STD_LOGIC;
12           I3 : in STD_LOGIC;
13           A0 : in STD_LOGIC;
14           A1 : in STD_LOGIC;
15           Y : out STD_LOGIC);
16 end component MUX4_1;
17
18 signal INA0,INA1,IN0,IN1,IN2,IN3,OUTY: std_logic;
19 begin
20 UUT: MUX4_1 port map (I0 => IN0, I1 =>IN1, I2 =>IN2, I3 => IN3, A0 =>INA0, A1 =>INA1, Y =>OUTY);
21
22 generate_INA0: process
23 begin
24 INA0<='0'; wait for 2ns;
25 INA0<='1'; wait for 2ns;
26 end process;
27
28 generate_INA1: process
29 begin
30 INA1<='0'; wait for 3ns;
31 INA1<='1'; wait for 3ns;
32 end process;

```

```

33
34 generate_IN0: process
35 begin
36 IN0<='0'; wait for 4ns;
37 IN0<='1'; wait for 4ns;
38 end process;
39
40 generate_IN1: process
41 begin
42 IN1<='0'; wait for 5ns;
43 IN1<='1'; wait for 5ns;
44 end process;
45
46 generate_IN2: process
47 begin
48 IN2<='0'; wait for 6ns;
49 IN2<='1'; wait for 6ns;
50 end process;
51
52 generate_IN3: process
53 begin
54 IN3<='0'; wait for 7ns;
55 IN3<='1'; wait for 7ns;
56 end process;
57
58 end Behavioral;

```



Implementarea Automatului JK MUX4:1 la nivel de cod VHDL

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity AutomatJK is
5      Port ( R : in std_logic;
6            CLK : in std_logic;
7            Q : out std_logic_vector(2 downto 0));
8  end AutomatJK;
9
10 architecture Behavioral of AutomatJK is
11
12     component MUX4_1 is
13         Port ( I0 : in STD_LOGIC;
14               I1 : in STD_LOGIC;
15               I2 : in STD_LOGIC;
16               I3 : in STD_LOGIC;
17               A0 : in STD_LOGIC;
18               A1 : in STD_LOGIC;
19               Y : out STD_LOGIC);
20     end component MUX4_1;
21
22     component JK is
23         Port ( CK : in STD_LOGIC;
24               R : in STD_LOGIC;
25               J : in STD_LOGIC;
26               K : in STD_LOGIC;
27               Q : out STD_LOGIC;
28               Qn : out STD_LOGIC);
29     end component JK;
30
31     signal net: std_logic_vector(2 downto 0);
32     signal Quint: std_logic_vector(2 downto 0);
33     signal Q0_neg, Q1_neg, Q2_neg: std_logic;
```

Valori Automat de Tranziție

```
34
35     begin
36         U1: JK port map ( CK=>CLK, R=>R, J=>net(0), K=>net(0), Q=>Qint(0), Qn=>Q0_neg );
37         U2: JK port map ( CK=>CLK, R=>R, J=>net(1), K=>net(1), Q=>Qint(1), Qn=>Q1_neg );
38         U3: JK port map ( CK=>CLK, R=>R, J=>net(2), K=>net(2), Q=>Qint(2), Qn=>Q2_neg );
39         Q0_neg <= not Qint(0);
40         Q1_neg <= not Qint(1);
41         Q2_neg <= not Qint(2);
42         U4: MUX4_1 port map ( I0=>'1', I1=>Q0_neg, I2=>Q0_neg, I3=>'0', A1=>Qint(2), A0=>Qint(1), Y=>net(0) );
43         U5: MUX4_1 port map ( I0=>'1', I1=>'1', I2=>'1', I3=>'0', A1=>Qint(2), A0=>Qint(1), Y=>net(1) );
44         U6: MUX4_1 port map ( I0=>'1', I1=>Q0_neg, I2=>Q0_neg, I3=>'1', A1=>Qint(2), A0=>Qint(1), Y=>net(2) );
45
46         Q <= Quint;
47
48     end Behavioral;
```

Legăm ieșirile la J și K

Implementarea Sursei pentru Automatul JK MUX4:1

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity SimulareAutomatJK is
5  end SimulareAutomatJK;
6
7  architecture Behavioral of SimulareAutomatJK is
8
9  component AutomatJK is
10     Port ( R : in std_logic;
11           CLK : in std_logic;
12           Q : out std_logic_vector(2 downto 0));
13  end component AutomatJK;
14
15  signal R,CLK: std_logic;
16  signal Q: std_logic_vector(2 downto 0);
17
18  begin
19  UTT: AutomatJK port map ( R=>R, CLK=>CLK, Q=>Q );
20  R<='1' after 0ns, '0' after 20ns;
21  process
22  begin
23  CLK<='0'; wait for 5ns;
24  CLK<='1'; wait for 5ns;
25  end process;
26
27  end Behavioral;

```

Perioada de funcționare a Reset-ului

Perioada de funcționare Clock

