# Lab 5-Report

## 1. Description of descriptions

I. Adder.v: just add.

```
3  module Adder(
4    input [32-1:0] src1_i,
5    input [32-1:0] src2_i,
6    output reg [32-1:0] sum_o
7  );
8
9  /* Write your code HERE */
10
11  always @(*) begin
12    sum_o <= src1_i + src2_i;
13  end
14
15  endmodule</pre>
```

II. ALU\_Ctrl.v: select output according to ALUOp and instr.

```
module ALU_Ctrl(
                [4-1:0] instr,
                [2-1:0] ALUOp,
   output reg [4-1:0] ALU_Ctrl_o
always @(*) begin
   case(ALUOp)
        2'b00: begin //lw, sw
            ALU_Ctrl_o <= 4'b0010;
        2'b01: begin //beq
            ALU_Ctrl_o <= 4'b0110;
        2'b10: begin //R-type arithmatic
           case(instr) ...
        2'b11: begin //I-type
            case(instr[2:0]) ···
        default: begin
            ALU_Ctrl_o <= 4'b0000;
endmodule
```

III. Alu.v: perform calculations according to ALU control signal.

```
rst_n,
                 [32-1:0]
                 [32-1:0]
                            src2,
                 4-1:0
                            ALU_control,
                            result,
                            zero
always @(*) begin
    case(ALU_control)
       4'b0000: // AND
           result <= src1 & src2;
        4'b0001: // OR
           result <= src1 | src2;
        4'b0010: // add
           result <= src1 + src2;
        4'b0110: //sub
           result <= src1 - src2;
        4'b0111: // slt
           result <= (src1 < src2);
        4'b1110: // xor
           result <= src1 ^ src2;
        4'b1111: // sll
           result <= src1 << src2;
            result <= 32'b0;
    zero <= (|result == 0);
endmodule
```

IV. Decoder.v: output corresponding signal by opcode and detecting NOP at the same time.

V. Forwarding.v: test EXE forward, else test MEM forward, else no forward.

```
v module ForwardingUnit (
         input [5-1:0] IDEXE RS1,
         input [5-1:0] IDEXE RS2,
         input [5-1:0] EXEMEM RD,
         input [5-1:0] MEMWB_RD,
         input [1-1:0] EXEMEM RegWrite,
         input [1-1:0] MEMWB_RegWrite,
         output reg [2-1:0] ForwardA,
         output reg [2-1:0] ForwardB
14 valways @(*) begin
         if(EXEMEM_RegWrite && EXEMEM_RD != 0 && (EXEMEM_RD == IDEXE_RS1)) begin
             ForwardA <= 2'b10;
         end else if(MEMWB_RegWrite && MEMWB_RD != 0 && (MEMWB_RD == IDEXE_RS1)) begin
             ForwardA <= 2'b01;
             ForwardA <= 2'b00;
         if(EXEMEM_RegWrite && EXEMEM_RD != 0 && (EXEMEM_RD == IDEXE_RS2)) begin
             ForwardB <= 2'b10;
         end else if(MEMWB_RegWrite && MEMWB_RD != 0 && (MEMWB_RD == IDEXE_RS2)) begin
             ForwardB <= 2'b01;
         end else begin
             ForwardB <= 2'b00;
     endmodule
```

VI. Hazard\_detection.v: if EXE is lw and EXE.rd = ID.rs1 or rs2, then disable the write of IFID\_reg and PC\_write, and set the IDEX\_reg control signal to 0's.

```
module Hazard detection(
    input [4:0] IFID regRs,
    input [4:0] IFID_regRt,
    input [4:0] IDEXE_regRd,
    input IDEXE_memRead,
    output reg PC_write,
    output reg IFID_write,
    output reg control_output_select
always @(*) begin
    if(IDEXE_memRead && (IDEXE_regRd == IFID_regRs || IDEXE_regRd == IFID_regRt)) begin
       PC_write <= 0;
        IFID_write <= 0;
        control_output_select <= 1;</pre>
    end else begin
       PC_write <= 1;
        IFID_write <= 1;
        control_output_select <= 0;</pre>
endmodule
```

VII. Imm\_gen.v: generate the immediate according to the type of instruction

and the chart below.

31	30 20	19 1	2 11	10 5	4 1	0	
	— inst[3	B1] —		inst[30:25]	inst[24:21]	inst[20]	I-immediate
							,
	— inst[3	B1] —		inst[30:25]	inst[11:8]	inst[7]	S-immediate
							,
— inst[31] —			inst[7]	inst[30:25]	inst[11:8]	0	B-immediate
						•	,
inst[31]	inst[30:20]	inst[19:12]			0 —		U-immediate
							,
_	inst[31] —	inst[19:12]	inst[20]	inst[30:25]	inst[24:21]	0	J-immediate

```
module Imm_Gen(
               [31:0] instr_i,
    output reg [31:0] Imm_Gen_o
always @(instr_i) begin
    case(instr_i[6:0])
        7'b0010011: begin //I-type
            Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:20]};</pre>
        7'b0000011: begin //lw = I-type
            Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:20]};</pre>
        end
        7'b0100011: begin //sw = 5-type
            Imm_Gen_o <= {{20{instr_i[31]}}}, instr_i[31:25], instr_i[11:7]};</pre>
        7'b1100011: begin //beq = B-type
            Imm_Gen_o <= {{21{instr_i[31]}}}, instr_i[7], instr_i[30:25], instr_i[11:8]};</pre>
        7'b1101111: begin //jal = J-type
            Imm_Gen_o <= {{13{instr_i[31]}}}, instr_i[19:12], instr_i[20], instr_i[30:21]};</pre>
        7'b1100111: begin //jalr = I-type
            Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:20]};</pre>
        default: begin
            Imm Gen o <= 32'b0;
endmodule
```

VIII. MUX 2 to 1, 3 to 1: select and output.

IX. Shift left 1.v: shift left 1 and output.

```
3  module Shift_Left_1(
4     input     [32-1:0] data_i,
5     output reg [32-1:0] data_o
6     );
7  /* Write your code HERE */
8
9  always @(*) begin
10     data_o <= data_i << 1;
11  end
12
13  endmodule</pre>
```

X. IFID\_register: for every clock, reset or flush if needed. Else if write is disabled, then do not change the outputs. Else output the inputs.

```
module IFID register (
         input clk i,
         input rst_i,
         input flush,
         input IFID write,
         input [31:0] address_i,
         input [31:0] instr_i,
         input [31:0] pc_add4 i,
         output reg [31:0] address_o,
         output reg [31:0] instr o,
12
         output reg [31:0] pc add4 o
14
     );
     /* Write your code HERE */
     always @(posedge clk_i) begin
17
         if(~rst_i) begin
             address o <= 0;
             instr o <= 0;
             pc_add4_o <= 0;
         end else if(flush) begin
             address o <= 0;
             instr_o <= 0;
             pc add4 o <= 0;
         end else if(~IFID write) begin
             address o <= address o;
             instr o <= instr o;</pre>
             pc add4 o <= pc add4 o;
             address_o <= address_i;
             instr_o <= instr_i;</pre>
             pc_add4_o <= pc_add4_i;
34
     end
     endmodule
```

XI. Other registers: For every clock reset the register if ~rst\_i, else output the inputs.

```
> module EXEMEM register (
module IDEXE_register
                                                 /* Write your code HERE */
                                                 always @(posedge clk_i) begin
always @(posedge clk_i) begin
                                                      if(~rst_i) begin
   if(~rst i) beg
                                                          instr o <= 0;
                                                          WB o <= 0;
       WB o <= 0;
                                                          Mem o <= 0;
       Mem_o <= 0;
       Exe o <= 0;
                                                          zero_o <= 0;
       data1 o <= 0:
                                                          alu_ans_o <= 0;
       data2_o <= 0;
                                                          rtdata_o <= 0;
       immgen o <= 0;
                                                          WBreg_o <= 0;
       alu_ctrl_input <= 0;</pre>
       WBreg o <= 0;
                                                          pc_add4_o <= 0;
       pc_add4_o <= 0;
                                                           instr_o <= instr_i;
       instr_o <= instr_i;
       WB o <= WB i;
                                                          WB_o <= WB_i;
       Mem_o <= Mem_i;
                                                          Mem_o <= Mem_i;</pre>
       Exe o <= Exe i;
                                                          zero_o <= zero_i;
       data1_o <= data1_i;
                                                          alu_ans_o <= alu_ans_i;
       data2_o <= data2_i;</pre>
       immgen_o <= immgen_i;</pre>
                                                          rtdata_o <= rtdata_i;
       alu_ctrl_input <= alu_ctrl_instr;
                                                          WBreg_o <= WBreg_i;
       WBreg_o <= WBreg_i;
                                                          pc_add4_o <= pc_add4_i;
       pc_add4_o <= pc_add4_i;</pre>
                                                 endmodule
```

```
> module MEMWB register (...
     );
     /* Write your code HERE */
17
     always @(posedge clk_i) begin
         if(~rst_i) begin
21
             WB o <= 0;
             DM o <= 0;
22
              alu ans o <= 0;
             WBreg o <= 0;
              pc add4 o <= 0;
             WB_o <= WB_i;
             DM o <= DM i;
              alu_ans_o <= alu ans i;
             WBreg o <= WBreg i;
              pc_add4_o <= pc_add4_i;
         end
     end
34
     endmodule
```

#### XII. Pipeline\_CPU.v

i. Select PC src and flush IFID when jump or branch taken.

```
assign MUXPCSrc = (Jump == 1 || (Branch == 1 && RSdata_o == RTdata_o));
assign IFID_Flush = (Jump == 1 || (Branch == 1 && RSdata_o == RTdata_o));
```

ii. PC part: add 4 and write back each cycle.

```
MUX 2to1 MUX PCSrc(
           .data0_i(PC_Add4),
           .data1 i(PC Add Immediate),
           .select_i(MUXPCSrc),
           .data_o(PC_i)
      );
      ProgramCounter PC(
           .clk_i(clk_i),
           .rst i(rst i),
           .PCWrite(PC write),
100
           .pc_i(PC_i),
           .pc_o(PC_o)
      );
104
      Adder PC_plus 4_Adder(
           .src1_i(PC_o),
           .src2_i(32'b100),
           .sum_o(PC_Add4)
```

iii. Update the IFID pipeline register.

```
116
      IFID register IFtoID(
117
           .clk i(clk i),
118
           .rst_i(rst_i),
119
120
           .flush(IFID Flush),
121
           .IFID_write(IFID_Write),
122
123
           .address_i(PC_o),
124
           .instr_i(IM_instr_o),
           .pc_add4_i(PC_Add4),
125
126
127
           .address_o(IFID_PC_o),
128
           .instr o(IFID Instr o),
129
           .pc_add4_o(IFID_PC_Add4_o)
130
```

iv. Hazard detection: if hazard detected, then pause PC write and IFID write, and flush control signals.

```
Hazard_detection Hazard_detection_obj(

.IFID_regRs(IFID_Instr_o[19:15]),
.IFID_regRt(IFID_Instr_o[24:20]),
.IDEXE_regRd(IDEXE_Instr_11_7_o),
.IDEXE_memRead(IDEXE_Mem_o[1]),
.PC_write(PC_write),
.IFID_write(IFID_Write),
.control_output_select(MUXControl)

MUX_2to1 MUX_control(
.data0_i({{24{1'b0}}}, RegWrite, Jump, MemtoReg, MemRead, MemWrite, ALUOp, ALUSrc }),
.data1_i({32{1'b0}}),
.select_i(MUXControl_o)

148
);
```

v. Decode the instruction, read/write the register values, and get the immediate value.

```
150
      Decoder Decoder(
151
           .instr_i(IFID_Instr_o),
           .Branch(Branch),
           .ALUSrc(ALUSrc),
154
           .RegWrite(RegWrite),
           .ALUOp(ALUOp),
           .MemRead (MemRead),
           .MemWrite(MemWrite),
158
           .MemtoReg(MemtoReg),
159
           .Jump(Jump)
      );
      Reg File RF(
          .clk i(clk i),
164
           .rst_i(rst_i),
           .RSaddr i(IFID Instr o[19:15]),
           .RTaddr i(IFID Instr o[24:20]),
167
           .RDaddr i(MEMWB_Instr_11_7_o),
           .RDdata i (MUXMemtoReg o),
170
           .RegWrite_i(MEMWB_WB_o[2]),
171
172
           .RSdata o(RSdata o),
173
           .RTdata o(RTdata o)
174
      );
175
176
      Imm Gen ImmGen(
177
           .instr i(IFID Instr o),
           .Imm Gen o(Imm Gen o)
178
179
```

vi. Calculate the branch/jump destination and feed back to PCMux.

vii. Update the IDEXE register.

```
.clk i(clk i),
          .rst_i(rst_i),
           .instr i(IFID Instr o),
          .WB i(MUX control o[7:5]),
          .Mem_i(MUX_control_o[4:3]),
          .Exe_i(MUX_control_o[2:0]),
           .data1 i(RSdata o),
          .data2_i(RTdata_o),
          .immgen_i(Imm_Gen_o),
           .alu ctrl instr({IFID Instr o[30], IFID Instr o[14:12]}),
204
           .WBreg i(IFID Instr o[11:7]),
205
206
           .pc_add4_i(IFID_PC_Add4_o),
208
           .instr o(IDEXE Instr o),
           .WB_o(IDEXE_WB_o),
210
          .Mem_o(IDEXE_Mem_o),
211
          .Exe o(IDEXE Exe o),
212
          .data1_o(IDEXE_RSdata_o),
          .data2_o(IDEXE_RTdata_o),
214
           .immgen o(IDEXE ImmGen o),
          .alu_ctrl_input(IDEXE_Instr_30_14_12_o),
          .WBreg_o(IDEXE_Instr_11_7_o),
216
217
          .pc add4 o(IDEXE PC add4 o)
218
```

viii. Get alu source from RSdata and forwarding unit, RTdata, immediate, and forwarding unit. Get alu control signal form ALU\_Ctrl.

```
221
222
           .data0_i(IDEXE_RTdata_o),
           .data1 i(IDEXE ImmGen o),
224
          .select i(IDEXE Exe o[0]),
225
          .data_o(MUXALUSrc_o)
228
      ForwardingUnit FWUnit(
           .IDEXE_RS1(IDEXE_Instr_o[19:15]),
230
           .IDEXE RS2(IDEXE Instr o 24:20),
           .EXEMEM RD(EXEMEM_Instr_11_7_o),
           .MEMWB RD (MEMWB Instr 11 7 o),
           .EXEMEM RegWrite(EXEMEM WB o[2]),
          .MEMWB RegWrite (MEMWB WB o[2]),
234
235
          .ForwardA(ForwardA),
          .ForwardB(ForwardB)
      );
238
      MUX 3to1 MUX ALU src1(
          .data0 i(IDEXE RSdata o),
241
          .data1_i(MUXMemtoReg_o),
242
           .data2_i(EXEMEM_ALUResult_o),
243
          .select i(ForwardA),
          .data_o(ALUSrc1_o)
244
245
      );
246
      MUX 3to1 MUX ALU src2(
248
           .data0_i(MUXALUSrc_o),
           .data1_i(MUXMemtoReg_o),
250
          .data2_i(EXEMEM_ALUResult_o),
           .select_i(ForwardB),
          .data_o(ALUSrc2_o)
```

ix. Get alu control signals and send them into alu.

```
255 ALU_Ctrl ALU_Ctrl(
    .instr(IDEXE_Instr_30_14_12_0),
    .ALUOp(IDEXE_Exe_o[2:1]),
    .ALU_Ctrl_o(ALU_Ctrl_o)

259 );
260
261 alu alu(
    .rst_n(rst_i),
    .src1(ALUSrc1_o),
    .src2(ALUSrc2_o),
    .ALU_control(ALU_Ctrl_o),
    .result(ALUResult),
    .zero(ALU_zero)

268 );
```

x. Update EXEMEM register.

```
270
271
          .clk_i(clk_i),
272
          .rst i(rst i),
          .instr_i(IDEXE_Instr_o),
274
          .WB i(IDEXE WB o),
          .Mem i(IDEXE Mem o),
276
          .zero i(ALU zero),
278
           .alu ans i(ALUResult),
279
          .rtdata i(IDEXE RTdata o),
          .WBreg_i(IDEXE_Instr_11_7_o),
280
          .pc_add4_i(IDEXE_PC_add4_o),
          .instr_o(EXEMEM_Instr_o),
284
          .WB_o(EXEMEM_WB_o),
          .Mem o(EXEMEM Mem o),
          .zero o (EXEMEM Zero o),
           .alu_ans_o(EXEMEM_ALUResult_o),
          .rtdata o(EXEMEM RTdata o),
           .WBreg o(EXEMEM Instr 11 7 o),
           .pc_add4_o(EXEMEM_PC_Add4_o)
```

xi. Read/write data memory then update MEMWB register.

```
Data_Memory Data_Memory(
          .clk i(clk i),
          .addr i(EXEMEM_ALUResult_o),
296
          .data_i(EXEMEM_RTdata_o),
          .MemRead i(EXEMEM Mem o[1]),
          .MemWrite i(EXEMEM Mem o[0]),
300
          .data_o(DM_o)
      );
      MEMWB_register MEMtoWB(
304
          .clk_i(clk_i),
          .rst_i(rst_i),
          .WB i (EXEMEM WB o),
          .DM i(DM o),
          .alu ans i(EXEMEM ALUResult o),
          .WBreg i (EXEMEM_Instr_11_7_0),
          .pc_add4_i(EXEMEM_PC_Add4_o),
311
312
313
          .WB o(MEMWB WB o),
          .DM_o(MEMWB_DM_o),
315
          .alu ans o(MEMWB ALUresult o),
          .WBreg_o(MEMWB_Instr_11_7_o),
          .pc_add4_o(MEMWB_PC_Add4_o)
```

xii. Select the data to write in register file. ALU result by default, if lw then writeback the memory output, if jump taken then writeback pc+4.

### 2. Implementation result

```
u@u:/media/sf_Code/CO/Lab5$ ./lab5TestScript.sh
_____
********** CASE 1 ***********
Testcase 1 pass
********** CASE 2 ***********
Testcase 2 pass
******** CASE 3 ***********
Testcase 3 pass
********** CASE 4 ***********
Testcase 4 pass
********* CASE 5 ***********
Testcase 5 pass
******** CASE 6 ***********
Testcase 6 pass
***** CASE 7 **********
Testcase 7 pass
******** CASE 8 **********
Testcase 8 pass
********** CASE 9 ***********
Testcase 9 pass
********* CASE 10 ***********
Testcase 10 pass
********* CASE 11 **********
Testcase 11 pass
******* CASE 12 **********
Testcase 12 pass
***** CASE 13 ***********
Testcase 13 pass
_____
Basic Score:30
Medium Score:40
Advanced Score:30
Total Score:100
```

#### Problem encountered

- I found that some control signals are X and cause some modules can't work properly.
  - I realized I didn't reset the pipeline registers at the beginning. After I corrected that, the result becomes correct.