Lab04-Report

- 1. Detailed description of the implementation
 - alu.v: perform corresponding action using a case
 statement, and assign zero = 1 iff all result bits is 0.

```
* Write your code HERE */
13
    always @(*) begin
          case(ALU_control)
               4'b0000: // AND
                   result <= src1 & src2;
               4'b0001: // OR
                   result <= src1 | src2;
20
               4'b0010: // add
               4'b0110: //sub
                   result <= src1 - src2;
               4'b0111: // slt
                   result <= (src1 < src2);
               default:
                   result <= 32'b0;
28
          endcase
29
30
      assign Zero = (|result == 0);
```

2. ALU_Ctrl.v: identify lw, sw, beq by ALUOp at first, then identify arithmetic operations by instr.

```
🖵 always @(*) begin
           case(ALUOp)
17
               2'b00: begin //Lw, sw
                   ALU_Ctrl_o <= 4'b0010;
20
               2'b01: begin //beq
                   ALU_Ctrl_o <= 4'b0110;
               end
               2'b10: begin
24
                   case(instr)
                       4'b0000: begin //add
                            ALU_Ctrl_o <= 4'b0010;
                       4'b1000: begin //sub
                            ALU_Ctrl_o <= 4'b0110;
30
                       4'b0111: begin //and
                            ALU_Ctrl_o <= 4'b0000;
                       end
34
                       4'b0110: begin //or
                            ALU_Ctrl_o <= 4'b0001;
                       end
                       4'b0010: begin //slt
                            ALU_Ctrl_o <= 4'b0111;
                       end
40
                       default: begin
                            ALU_Ctrl_o <= 4'b0000;
42
                       end
                   endcase
44
               end
               default: begin
                   ALU_Ctrl_o <= 4'b0000;
               end
           endcase
      end
```

 Decoder.v: assign all control signals according to this chart. And I declared the output as reg to assign them in a loop.

Implement instructions




```
reg RegWrite, Branch, Jump, WriteBack1, WriteBack0, MemRead, MemWrite, ALUSrcA, ALUSrcB;
  reg [2-1:0] ALUOp;
always @(*) begin
case (instr_i)
           7'b0110011: begin //R-type
                RegWrite <= 1'b1;
Branch <= 1'b0;
Jump <= 1'b0;
                WriteBack1 <= 1'b0;
                WriteBack0 <= 1'b0;
                MemRead <= 1'b0;
                MemWrite <= 1'b0;
                ALUSrcA <= 1'b0;
ALUSrcB <= 1'b0;
                ALUOp <= 2'b10;
           end
           7'b0010011: begin //I-type
                RegWrite <= 1'b1;
Branch <= 1'b0;
                Jump <= 1'b0;
                WriteBack1 <= 1'b0;
                WriteBack0 <= 1'b0;
                MemRead <= 1'b0;</pre>
                MemWrite <= 1'b0;
                ALUSrcA <= 1'b0;
                ALUOp <= 2'b00;
           end
           7'b0000011: begin //Lw
                RegWrite <= 1'b1;
Branch <= 1'b0;
                Jump <= 1'b0;
                WriteBack1 <= 1'b0;
                WriteBack0 <= 1'b1;
                MemRead <= 1'b1;</pre>
                MemWrite <= 1'b0;
                ALUSrcA <= 1'b0;
ALUSrcB <= 1'b1;
                ALUOp <= 2'b00;
```

```
7'b0100011: begin //sw
    RegWrite <= 1'b0;
    Branch <= 1'b0;
    Jump <= 1'b0;
    WriteBack1 <= 1'b0;
    WriteBack0 <= 1'b0;
    MemRead <= 1'b0;</pre>
    MemWrite <= 1'b1;
    ALUSrcA <= 1'b0;
    ALUSrcB <= 1'b1;
    ALUOp <= 2'b00;
end
7'b1100011: begin //branch
    RegWrite <= 1'b0;
    Branch <= 1'b1;
    Jump <= 1'b0;
    WriteBack1 <= 1'b0;
    WriteBack0 <= 1'b0;
    MemRead <= 1'b0;
    MemWrite <= 1'b0;</pre>
   ALUOp <= 2'b01;
end
7'b1101111: begin //jal
    RegWrite <= 1'b1;</pre>
    Branch <= 1'b0;
    Jump <= 1'b1;
    WriteBack1 <= 1'b1;
    WriteBack0 <= 1'b0;
    MemRead <= 1'b0;
    MemWrite <= 1'b0;
    ALUSrcA <= 1'b0;
    ALUSrcB <= 1'b0;
    ALUOp <= 2'b00;
end
7'b1100111: begin //jalr
    RegWrite <= 1'b1;</pre>
    Branch <= 1'b0;
    Jump <= 1'b1;
    WriteBack1 <= 1'b1;
```


```
WriteBack0 <= 1'b0;
102
                     MemRead <= 1'b0;
                     MemWrite <= 1'b0;
104
                     ALUSrcB <= 1'b0;
                     ALUOp <= 2'b00;
107
108
                default: begin
                     RegWrite <= 1'b0;
109
110
                     Branch <= 1'b0;
111
                     Jump <= 1'b0;
112
                     WriteBack1 <= 1'b0;
113
                    WriteBack0 <= 1'b0;
                     MemRead <= 1'b0;
114
                     MemWrite <= 1'b0;
                     ALUSrcA <= 1'b0;
116
                     ALUSrcB <= 1'b0;
117
118
                     ALUOp <= 2'b00;
119
                end
120
            endcase
121
```

4. Imm_Gen.v: implement each type of imm by this sheet.



5. Simple_Single_CPU.v: added these wires to connect

between the modules, and connect according to the graph below.



```
36  wire [31:0] RSdata_o;
37  wire [31:0] RTdata_o;
38  wire [32-1:0] pc_A;
39  wire [32-1:0] pc_B;
40  wire [32-1:0] pc_C;
41  wire [32-1:0] ALUIn;
42  wire [32-1:0] ALUResult;
43  wire [32-1:0] MemResult;
44  wire [32-1:0] WriteA;
```

```
ProgramCounter PC(
           .clk_i(clk_i),
           .rst_i(rst_i),
           .pc_i(pc_i),
           .pc_o(pc_o)
     L);
    Adder Adder_PCPlus4(
           .src1_i(pc_o),
           .src2_i(Imm_4),
           .sum_o(pc_A)
     L);
    ■Instr Memory IM(
           .addr_i(pc_o),
           .instr_o(instr)
     L);
    Reg_File RF(
           .clk_i(clk_i),
           .rst_i(rst_i),
           .RSaddr_i(instr[19:15]),
           .RTaddr_i(instr[24:20]),
           .RDaddr_i(instr[11:7]),
           .RDdata_i(RegWriteData),
71
           .RegWrite_i(RegWrite),
           .RSdata_o(RSdata_o),
73
           .RTdata_o(RTdata_o)
     L);
    Decoder Decoder(
78
           .instr_i(instr[6:0]),
           .RegWrite(RegWrite),
           .Branch(Branch),
           .Jump(Jump),
           .WriteBack1(WriteBack1),
           .WriteBack0(WriteBack0),
84
           .MemRead(MemRead),
           .MemWrite(MemWrite),
           .ALUSrcA(ALUSrcA),
           .ALUSrcB(ALUSrcB),
           .ALUOp(ALUOp)
```

```
☐ Imm_Gen ImmGen(
            .instr_i(instr),
            .Imm_Gen_o(Imm_Gen_o)
 94
     ALU_Ctrl ALU_Ctrl(
            .instr(ALUControlIn),
            .ALUOp(ALUOp),
100
            .ALU_Ctrl_o(ALUControlOut)
      L);
101
     MUX_2to1 MUX_ALUSrcA(
104
            .data0_i(pc_o),
            .data1_i(RSdata_o),
            .select_i(ALUSrcA),
            .data_o(pc_B)
108
109
110
     Adder Adder_PCReg(
111
            .src1_i(pc_B),
112
            .src2_i(Imm_Gen_o),
113
            .sum_o(pc_C)
114
      L);
     MUX_2to1 MUX_PCSrc(
116
            .data0_i(pc_A),
117
            .data1_i(pc_C),
118
            .select_i(PCSrc),
120
            .data_o(pc_i)
      L);
121
122
123
     ■MUX 2to1 MUX ALUSrcB(
124
            .data0_i(RTdata_o),
125
            .data1_i(Imm_Gen_o),
126
            .select_i(ALUSrcB),
127
            .data_o(ALUIn)
128
```

```
💻 alu alu(
130
            .rst_n(rst_i),
            .src1(RSdata_o),
            .src2(ALUIn),
            .ALU_control(ALUControlOut),
134
            .Zero(Zero),
136
            .result(ALUResult)
137
138
     Data_Memory Data_Memory(
139
140
            .clk_i(clk_i),
            .addr_i(ALUResult),
141
            .data_i(RTdata_o),
142
143
            .MemRead_i(MemRead),
            .MemWrite_i(MemWrite),
            .data_o(MemResult)
     MUX_2to1 MUX_WriteBack0(
149
            .data0_i(ALUResult),
150
            .data1_i(MemResult),
            .select_i(WriteBack0),
            .data_o(WriteA)
154
155
     MUX_2to1 MUX_WriteBack1(
            .data0_i(WriteA),
            .data1_i(pc_A),
158
            .select_i(WriteBack1),
159
            .data_o(RegWriteData)
160
```

2. Implementation result

3. Problems encountered and solutions

- The slt result was wrong in ALU.v.
 - ✓ This is solved after I changed the input reg to signed, so that the less than (<) operator can work.
- The jalr result is wrong, result in all instruction undefined after jalr.
 - ✓ I found that I implemented jalr imm according to Jtype imm, but after searching on the Internet, I
 found jalr should use I-type imm. Corrected the
 implementation in Imm_Gen.v and this problem is
 solved.