

Lab 5-Report

1. Description of descriptions

I. Adder.v: just add.

```
3  module Adder(  
4      input  [32-1:0] src1_i,  
5      input  [32-1:0] src2_i,  
6      output reg [32-1:0] sum_o  
7  );  
8  
9      /* Write your code HERE */  
10  
11     always @(*) begin  
12         sum_o <= src1_i + src2_i;  
13     end  
14  
15 endmodule
```

II. ALU_Ctrl.v: select output according to ALUOp and instr.

```
3  module ALU_Ctrl(  
4      input  [4-1:0] instr,  
5      input  [2-1:0] ALUOp,  
6      output reg [4-1:0] ALU_Ctrl_o  
7  );  
8      /* Write your code HERE */  
9  
10     always @(*) begin  
11         case(ALUOp)  
12             2'b00: begin //lw, sw  
13                 ALU_Ctrl_o <= 4'b0010;  
14             end  
15             2'b01: begin //beq  
16                 ALU_Ctrl_o <= 4'b0110;  
17             end  
18             2'b10: begin //R-type arithmetic  
19                 case(instr) ...  
41             endcase  
42             end  
43             2'b11: begin //I-type  
44                 case(instr[2:0]) ...  
54             endcase  
55             end  
56             default: begin  
57                 ALU_Ctrl_o <= 4'b0000;  
58             end  
59         endcase  
60     end  
61  
62 endmodule
```

III. Alu.v: perform calculations according to ALU control signal.

```
3 module alu(  
4     input          rst_n,          // negative reset          (input)  
5     input [32-1:0] src1,          // 32 bits source 1      (input)  
6     input [32-1:0] src2,          // 32 bits source 2      (input)  
7     input [4-1:0]  ALU_control,    // 4 bits ALU control input (input)  
8     output reg [32-1:0] result,    // 32 bits result        (output)  
9     output reg     zero           // 1 bit when the output is 0, zero must be set (output)  
10 );  
11  
12 /* Write your code HERE */  
13  
14 always @(*) begin  
15     case(ALU_control)  
16         4'b0000: // AND  
17             result <= src1 & src2;  
18         4'b0001: // OR  
19             result <= src1 | src2;  
20         4'b0010: // add  
21             result <= src1 + src2;  
22         4'b0110: //sub  
23             result <= src1 - src2;  
24         4'b0111: // slt  
25             result <= (src1 < src2);  
26         4'b1110: // xor  
27             result <= src1 ^ src2;  
28         4'b1111: // sll  
29             result <= src1 << src2;  
30         default:  
31             result <= 32'b0;  
32     endcase  
33     zero <= (!result == 0);  
34 end  
35  
36 endmodule
```

IV. Decoder.v: output corresponding signal by opcode and detecting NOP at the same time.

```
3 module Decoder(  
4     input [32-1:0] Instr_i,  
5     output reg     Branch,  
6     output reg     ALUSrc,  
7     output reg     RegWrite,  
8     output reg [2-1:0] ALUOp,  
9     output reg     MemRead,  
10    output reg     MemWrite,  
11    output reg     MemtoReg,  
12    output reg     Jump  
13 );  
14  
15 //Internal Signals  
16 wire [7-1:0] opcode;  
17 wire [3-1:0] funct3;  
18 wire [3-1:0] Instr_field;  
19 wire [9:0]   Ctrl_o;  
20  
21 always @(*) begin  
22     case (Instr_i[6:0])  
23 > 7'b0110011: begin //R-type...  
24         end  
25 > 7'b0010011: begin //I-type  
26             RegWrite <= (Instr_i[11:7] == 0 && Instr_i[19:15] == 0 && Instr_i[31:20] == 0) ? 1'b0 : 1'b1;  
27             Branch <= 1'b0;  
28             Jump <= 1'b0;  
29             MemRead <= 1'b0;  
30             MemWrite <= 1'b0;  
31             ALUSrc <= 1'b1;  
32             ALUOp <= 2'b11;  
33             MemtoReg <= 1'b0;  
34         end  
35 > 7'b0000011: begin //lw...  
36         end  
37 > 7'b0100011: begin //sw...  
38         end  
39 > 7'b1100011: begin //branch...  
40         end  
41 > 7'b1101111: begin //jal...  
42         end  
43 > 7'b1100111: begin //jalr...  
44         end  
45 > default: begin...  
46         end  
47     endcase  
48 end
```

- V. Forwarding.v: test EXE forward, else test MEM forward, else no forward.


```
2 module ForwardingUnit (
3     input [5-1:0] IDEXE_RS1,
4     input [5-1:0] IDEXE_RS2,
5     input [5-1:0] EXEMEM_RD,
6     input [5-1:0] MEMWB_RD,
7     input [1-1:0] EXEMEM_RegWrite,
8     input [1-1:0] MEMWB_RegWrite,
9     output reg [2-1:0] ForwardA,
10    output reg [2-1:0] ForwardB
11);
12 /* Write your code HERE */
13
14 always @(*) begin
15     if(EXEMEM_RegWrite && EXEMEM_RD != 0 && (EXEMEM_RD == IDEXE_RS1)) begin
16         ForwardA <= 2'b10;
17     end else if(MEMWB_RegWrite && MEMWB_RD != 0 && (MEMWB_RD == IDEXE_RS1)) begin
18         ForwardA <= 2'b01;
19     end else begin
20         ForwardA <= 2'b00;
21     end
22     if(EXEMEM_RegWrite && EXEMEM_RD != 0 && (EXEMEM_RD == IDEXE_RS2)) begin
23         ForwardB <= 2'b10;
24     end else if(MEMWB_RegWrite && MEMWB_RD != 0 && (MEMWB_RD == IDEXE_RS2)) begin
25         ForwardB <= 2'b01;
26     end else begin
27         ForwardB <= 2'b00;
28     end
29 end
30
31 endmodule
```

- VI. Hazard_detection.v: if EXE is lw and EXE.rd = ID.rs1 or rs2, then disable the write of IFID_reg and PC_write, and set the IDEX_reg control signal to 0's.

```
2 module Hazard_detection(
3     input [4:0] IFID_regRs,
4     input [4:0] IFID_regRt,
5     input [4:0] IDEXE_regRd,
6     input IDEXE_memRead,
7     output reg PC_write,
8     output reg IFID_write,
9     output reg control_output_select
10);
11 /* Write your code HERE */
12
13 always @(*) begin
14     if(IDEXE_memRead && (IDEXE_regRd == IFID_regRs || IDEXE_regRd == IFID_regRt)) begin
15         PC_write <= 0;
16         IFID_write <= 0;
17         control_output_select <= 1;
18     end else begin
19         PC_write <= 1;
20         IFID_write <= 1;
21         control_output_select <= 0;
22     end
23 end
24
25 endmodule
```

- VII. Imm_gen.v: generate the immediate according to the type of instruction

and the chart below.



```

3  module Imm_Gen(
4      input  [31:0] instr_i,
5      output reg [31:0] Imm_Gen_o
6  );
7
8  /* Write your code HERE */
9
10 always @(instr_i) begin
11     case(instr_i[6:0])
12         7'b0010011: begin //I-type
13             Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:20]};
14         end
15         7'b0000011: begin //lw = I-type
16             Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:20]};
17         end
18         7'b0100011: begin //sw = S-type
19             Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:25], instr_i[11:7]};
20         end
21         7'b1100011: begin //beq = B-type
22             Imm_Gen_o <= {{21{instr_i[31]}}, instr_i[7], instr_i[30:25], instr_i[11:8]};
23         end
24         7'b1101111: begin //jal = J-type
25             Imm_Gen_o <= {{13{instr_i[31]}}, instr_i[19:12], instr_i[20], instr_i[30:21]};
26         end
27         7'b1100111: begin //jalr = I-type
28             Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:20]};
29         end
30         default: begin
31             Imm_Gen_o <= 32'b0;
32         end
33     endcase
34 end
35
36 endmodule

```

VIII. MUX 2 to 1, 3 to 1: select and output.


```

3  module MUX_2to1(
4      input      [32-1:0] data0_i,
5      input      [32-1:0] data1_i,
6      input      select_i,
7      output reg  [32-1:0] data_o
8  );
9      /* Write your code HERE */
10
11  always @(*) begin
12      data_o <= (select_i == 0) ? data0_i : data1_i;
13  end
14
15  endmodule

```

```

3  module MUX_3to1(
4      input      [32-1:0] data0_i,
5      input      [32-1:0] data1_i,
6      input      [32-1:0] data2_i,
7      input      [ 2-1:0] select_i,
8      output reg  [32-1:0] data_o
9  );
10     /* Write your code HERE */
11
12  always @(*) begin
13      data_o <= (select_i == 2'b00) ? data0_i : ((select_i == 2'b01) ? data1_i : data2_i);
14  end
15
16  endmodule

```

IX. Shift_left_1.v: shift left 1 and output.

```

3  module Shift_Left_1(
4      input      [32-1:0] data_i,
5      output reg  [32-1:0] data_o
6  );
7      /* Write your code HERE */
8
9  always @(*) begin
10      data_o <= data_i << 1;
11  end
12
13  endmodule

```

X. IFID_register: for every clock, reset or flush if needed. Else if write is disabled, then do not change the outputs. Else output the inputs.

```

2  module IFID_register (
3      input clk_i,
4      input rst_i,
5      input flush,
6      input IFID_write,
7      input [31:0] address_i,
8      input [31:0] instr_i,
9      input [31:0] pc_add4_i,
10
11     output reg [31:0] address_o,
12     output reg [31:0] instr_o,
13     output reg [31:0] pc_add4_o
14 );
15 /* Write your code HERE */
16
17 always @(posedge clk_i) begin
18     if(~rst_i) begin
19         address_o <= 0;
20         instr_o <= 0;
21         pc_add4_o <= 0;
22     end else if(flush) begin
23         address_o <= 0;
24         instr_o <= 0;
25         pc_add4_o <= 0;
26     end else if(~IFID_write) begin
27         address_o <= address_o;
28         instr_o <= instr_o;
29         pc_add4_o <= pc_add4_o;
30     end else begin
31         address_o <= address_i;
32         instr_o <= instr_i;
33         pc_add4_o <= pc_add4_i;
34     end
35 end
36
37 endmodule

```

- XI. Other registers: For every clock reset the register if $\sim\text{rst_i}$, else output the inputs.

```

2 > module IDEXE_register ( ...
26 );
27 /* Write your code HERE */
28
29 always @(posedge clk_i) begin
30     if(~rst_i) begin
31         instr_o <= 0;
32         WB_o <= 0;
33         Mem_o <= 0;
34         Exe_o <= 0;
35         data1_o <= 0;
36         data2_o <= 0;
37         immgen_o <= 0;
38         alu_ctrl_input <= 0;
39         WBreg_o <= 0;
40         pc_add4_o <= 0;
41     end else begin
42         instr_o <= instr_i;
43         WB_o <= WB_i;
44         Mem_o <= Mem_i;
45         Exe_o <= Exe_i;
46         data1_o <= data1_i;
47         data2_o <= data2_i;
48         immgen_o <= immgen_i;
49         alu_ctrl_input <= alu_ctrl_instr;
50         WBreg_o <= WBreg_i;
51         pc_add4_o <= pc_add4_i;
52     end
53 end
54 end
55
56 endmodule

```

```

2 > module EXEMEM_register ( ...
22 );
23 /* Write your code HERE */
24
25 always @(posedge clk_i) begin
26     if(~rst_i) begin
27         instr_o <= 0;
28         WB_o <= 0;
29         Mem_o <= 0;
30         zero_o <= 0;
31         alu_ans_o <= 0;
32         rtdata_o <= 0;
33         WBreg_o <= 0;
34         pc_add4_o <= 0;
35     end else begin
36         instr_o <= instr_i;
37         WB_o <= WB_i;
38         Mem_o <= Mem_i;
39         zero_o <= zero_i;
40         alu_ans_o <= alu_ans_i;
41         rtdata_o <= rtdata_i;
42         WBreg_o <= WBreg_i;
43         pc_add4_o <= pc_add4_i;
44     end
45 end
46
47 endmodule

```

```

2 > module MEMWB_register ( ...
16 );
17 /* Write your code HERE */
18
19 always @(posedge clk_i) begin
20     if(~rst_i) begin
21         WB_o <= 0;
22         DM_o <= 0;
23         alu_ans_o <= 0;
24         WBreg_o <= 0;
25         pc_add4_o <= 0;
26     end else begin
27         WB_o <= WB_i;
28         DM_o <= DM_i;
29         alu_ans_o <= alu_ans_i;
30         WBreg_o <= WBreg_i;
31         pc_add4_o <= pc_add4_i;
32     end
33 end
34
35 endmodule

```

XII. Pipeline_CPU.v

- i. Select PC src and flush IFID when jump or branch taken.

```

87 assign MUXPCSrc = (Jump == 1 || (Branch == 1 && RSdata_o == RTdata_o));
88 assign IFID_Flush = (Jump == 1 || (Branch == 1 && RSdata_o == RTdata_o));

```

- ii. PC part: add 4 and write back each cycle.

```
90 MUX_2to1 MUX_PCSrc(  
91     .data0_i(PC_Add4),  
92     .data1_i(PC_Add_Immediate),  
93     .select_i(MUXPCSrc),  
94     .data_o(PC_i)  
95 );  
96  
97 ProgramCounter PC(  
98     .clk_i(clk_i),  
99     .rst_i(rst_i),  
100    .PCWrite(PC_write),  
101    .pc_i(PC_i),  
102    .pc_o(PC_o)  
103 );  
104  
105 Adder PC_plus_4_Adder(  
106     .src1_i(PC_o),  
107     .src2_i(32'b100),  
108     .sum_o(PC_Add4)  
109 );
```

- iii. Update the IFID pipeline register.

```
116 IFID_register IFtoID(  
117     .clk_i(clk_i),  
118     .rst_i(rst_i),  
119  
120     .flush(IFID_Flush),  
121     .IFID_write(IFID_Write),  
122  
123     .address_i(PC_o),  
124     .instr_i(IM_instr_o),  
125     .pc_add4_i(PC_Add4),  
126  
127     .address_o(IFID_PC_o),  
128     .instr_o(IFID_Instr_o),  
129     .pc_add4_o(IFID_PC_Add4_o)  
130 );
```

- iv. Hazard detection: if hazard detected, then pause PC write and IFID write, and flush control signals.


```

133 Hazard_detection Hazard_detection_obj(
134     .IFID_regRs(IFID_Instr_o[19:15]),
135     .IFID_regRt(IFID_Instr_o[24:20]),
136     .IDEXE_regRd(IDEXE_Instr_11_7_o),
137     .IDEXE_memRead(IDEXE_Mem_o[1]),
138     .PC_write(PC_write),
139     .IFID_write(IFID_Write),
140     .control_output_select(MUXControl)
141 );
142
143 MUX_2to1 MUX_control(
144     .data0_i({24{1'b0}}), RegWrite, Jump, MemtoReg, MemRead, MemWrite, ALUOp, ALUSrc },
145     .data1_i({32{1'b0}}),
146     .select_i(MUXControl),
147     .data_o(MUX_control_o)
148 );

```

- v. Decode the instruction, read/write the register values, and get the immediate value.

```

150 Decoder Decoder(
151     .instr_i(IFID_Instr_o),
152     .Branch(Branch),
153     .ALUSrc(ALUSrc),
154     .RegWrite(RegWrite),
155     .ALUOp(ALUOp),
156     .MemRead(MemRead),
157     .MemWrite(MemWrite),
158     .MemtoReg(MemtoReg),
159     .Jump(Jump)
160 );
161
162 Reg_File RF(
163     .clk_i(clk_i),
164     .rst_i(rst_i),
165
166     .RSaddr_i(IFID_Instr_o[19:15]),
167     .RTaddr_i(IFID_Instr_o[24:20]),
168     .RDaddr_i(MEMWB_Instr_11_7_o),
169     .RDdata_i(MUXMemtoReg_o),
170     .RegWrite_i(MEMWB_WB_o[2]),
171
172     .RSdata_o(RSdata_o),
173     .RTdata_o(RTdata_o)
174 );
175
176 Imm_Gen ImmGen(
177     .instr_i(IFID_Instr_o),
178     .Imm_Gen_o(Imm_Gen_o)
179 );

```

- vi. Calculate the branch/jump destination and feed back to PCMux.

```

181 Shift_Left_1 SL1(
182     .data_i(Imm_Gen_o),
183     .data_o(SL1_o)
184 );
185
186 Adder Branch_Adder(
187     .src1_i(IFID_PC_o),
188     .src2_i(SL1_o),
189     .sum_o(PC_Add_Immediate)
190 );
191

```

- vii. Update the IDEXE register.

```

192 IDEXE_register IDtoEXE(
193     .clk_i(clk_i),
194     .rst_i(rst_i),
195
196     .instr_i(IFID_Instr_o),
197     .WB_i(MUX_control_o[7:5]),
198     .Mem_i(MUX_control_o[4:3]),
199     .Exe_i(MUX_control_o[2:0]),
200
201     .data1_i(RSdata_o),
202     .data2_i(RTdata_o),
203     .immgen_i(Imm_Gen_o),
204     .alu_ctrl_instr({IFID_Instr_o[30], IFID_Instr_o[14:12]}),
205     .WBreg_i(IFID_Instr_o[11:7]),
206     .pc_add4_i(IFID_PC_Add4_o),
207
208     .instr_o(IDEXE_Instr_o),
209     .WB_o(IDEXE_WB_o),
210     .Mem_o(IDEXE_Mem_o),
211     .Exe_o(IDEXE_Exe_o),
212     .data1_o(IDEXE_RSdata_o),
213     .data2_o(IDEXE_RTdata_o),
214     .immgen_o(IDEXE_ImmGen_o),
215     .alu_ctrl_input(IDEXE_Instr_30_14_12_o),
216     .WBreg_o(IDEXE_Instr_11_7_o),
217     .pc_add4_o(IDEXE_PC_add4_o)
218 );

```

- viii. Get alu source from RSdata and forwarding unit, RTdata, immediate, and forwarding unit. Get alu control signal form ALU_Ctrl.

```

221 MUX_2to1 MUX_ALUSrc(
222     .data0_i(IDEXE_RTdata_o),
223     .data1_i(IDEXE_ImmGen_o),
224     .select_i(IDEXE_Exe_o[0]),
225     .data_o(MUXALUSrc_o)
226 );
227
228 ForwardingUnit FwUnit(
229     .IDEXE_RS1(IDEXE_Instr_o[19:15]),
230     .IDEXE_RS2(IDEXE_Instr_o[24:20]),
231     .EXEMEM_RD(EXEMEM_Instr_11_7_o),
232     .MEMWB_RD(MEMWB_Instr_11_7_o),
233     .EXEMEM_RegWrite(EXEMEM_WB_o[2]),
234     .MEMWB_RegWrite(MEMWB_WB_o[2]),
235     .ForwardA(ForwardA),
236     .ForwardB(ForwardB)
237 );
238
239 MUX_3to1 MUX_ALU_src1(
240     .data0_i(IDEXE_RSdata_o),
241     .data1_i(MUXMemtoReg_o),
242     .data2_i(EXEMEM_ALUResult_o),
243     .select_i(ForwardA),
244     .data_o(ALUSrc1_o)
245 );
246
247 MUX_3to1 MUX_ALU_src2(
248     .data0_i(MUXALUSrc_o),
249     .data1_i(MUXMemtoReg_o),
250     .data2_i(EXEMEM_ALUResult_o),
251     .select_i(ForwardB),
252     .data_o(ALUSrc2_o)
253 );

```

- ix. Get alu control signals and send them into alu.

```

255     ALU_Ctrl ALU_Ctrl(
256         .instr(IDEXE_Instr_30_14_12_o),
257         .ALUOp(IDEXE_Exec_o[2:1]),
258         .ALU_Ctrl_o(ALU_Ctrl_o)
259     );
260
261     alu alu(
262         .rst_n(rst_i),
263         .src1(ALUSrc1_o),
264         .src2(ALUSrc2_o),
265         .ALU_control(ALU_Ctrl_o),
266         .result(ALUResult),
267         .zero(ALU_zero)
268     );

```

- x. Update EXEMEM register.

```

270     EXEMEM_register EXEMEM(
271         .clk_i(clk_i),
272         .rst_i(rst_i),
273
274         .instr_i(IDEXE_Instr_o),
275         .WB_i(IDEXE_WB_o),
276         .Mem_i(IDEXE_Mem_o),
277         .zero_i(ALU_zero),
278         .alu_ans_i(ALUResult),
279         .rtdata_i(IDEXE_RTdata_o),
280         .WBreg_i(IDEXE_Instr_11_7_o),
281         .pc_add4_i(IDEXE_PC_add4_o),
282
283         .instr_o(EXEMEM_Instr_o),
284         .WB_o(EXEMEM_WB_o),
285         .Mem_o(EXEMEM_Mem_o),
286         .zero_o(EXEMEM_Zero_o),
287         .alu_ans_o(EXEMEM_ALUResult_o),
288         .rtdata_o(EXEMEM_RTdata_o),
289         .WBreg_o(EXEMEM_Instr_11_7_o),
290         .pc_add4_o(EXEMEM_PC_Add4_o)
291     );

```

- xi. Read/write data memory then update MEMWB register.


```

294 Data_Memory Data_Memory(
295     .clk_i(clk_i),
296     .addr_i(EXEMEM_ALUResult_o),
297     .data_i(EXEMEM_RTdata_o),
298     .MemRead_i(EXEMEM_Mem_o[1]),
299     .MemWrite_i(EXEMEM_Mem_o[0]),
300     .data_o(DM_o)
301 );
302
303 MEMWB_register MEMtoWB(
304     .clk_i(clk_i),
305     .rst_i(rst_i),
306
307     .WB_i(EXEMEM_WB_o),
308     .DM_i(DM_o),
309     .alu_ans_i(EXEMEM_ALUResult_o),
310     .WBreg_i(EXEMEM_Instr_11_7_o),
311     .pc_add4_i(EXEMEM_PC_Add4_o),
312
313     .WB_o(MEMWB_WB_o),
314     .DM_o(MEMWB_DM_o),
315     .alu_ans_o(MEMWB_ALUresult_o),
316     .WBreg_o(MEMWB_Instr_11_7_o),
317     .pc_add4_o(MEMWB_PC_Add4_o)
318 );

```

- xii. Select the data to write in register file. ALU result by default, if lw then writeback the memory output, if jump taken then writeback pc+4.

```

320 // WB
321 MUX_3to1 MUX_MemtoReg(
322     .data0_i(MEMWB_ALUresult_o),
323     .data1_i(MEMWB_DM_o),
324     .data2_i(MEMWB_PC_Add4_o),
325     .select_i(MEMWB_WB_o[1:0]),
326     .data_o(MUXMemtoReg_o)
327 );

```

2. Implementation result

```
u@u:/media/sf_Code/C0/Lab5$ ./lab5TestScript.sh
=====
***** CASE 1 *****
Testcase 1 pass
***** CASE 2 *****
Testcase 2 pass
***** CASE 3 *****
Testcase 3 pass
***** CASE 4 *****
Testcase 4 pass
***** CASE 5 *****
Testcase 5 pass
***** CASE 6 *****
Testcase 6 pass
***** CASE 7 *****
Testcase 7 pass
***** CASE 8 *****
Testcase 8 pass
***** CASE 9 *****
Testcase 9 pass
***** CASE 10 *****
Testcase 10 pass
***** CASE 11 *****
Testcase 11 pass
***** CASE 12 *****
Testcase 12 pass
***** CASE 13 *****
Testcase 13 pass
=====
Basic Score:30
Medium Score:40
Advanced Score:30
Total Score:100
```

3. Problem encountered

- I found that some control signals are X and cause some modules can't work properly.
 - I realized I didn't reset the pipeline registers at the beginning. After I corrected that, the result becomes correct.