

Lab04-Report

1. Detailed description of the implementation

1. alu.v: perform corresponding action using a case statement, and assign zero = 1 iff all result bits is 0.

```
12  /* Write your code HERE */
13
14  always @(*) begin
15      case(ALU_control)
16          4'b0000: // AND
17              result <= src1 & src2;
18          4'b0001: // OR
19              result <= src1 | src2;
20          4'b0010: // add
21              result <= src1 + src2;
22          4'b0110: //sub
23              result <= src1 - src2;
24          4'b0111: // slt
25              result <= (src1 < src2);
26          default:
27              result <= 32'b0;
28      endcase
29  end
30
31  assign Zero = (~result == 0);
```

2. ALU_Ctrl.v: identify lw, sw, beq by ALUOp at first, then identify arithmetic operations by instr.

```

15 always @(*) begin
16     case(ALUOp)
17     2'b00: begin //lw, sw
18         ALU_Ctrl_o <= 4'b0010;
19     end
20     2'b01: begin //beq
21         ALU_Ctrl_o <= 4'b0110;
22     end
23     2'b10: begin
24         case(instr)
25         4'b0000: begin //add
26             ALU_Ctrl_o <= 4'b0010;
27         end
28         4'b1000: begin //sub
29             ALU_Ctrl_o <= 4'b0110;
30         end
31         4'b0111: begin //and
32             ALU_Ctrl_o <= 4'b0000;
33         end
34         4'b0110: begin //or
35             ALU_Ctrl_o <= 4'b0001;
36         end
37         4'b0010: begin //slt
38             ALU_Ctrl_o <= 4'b0111;
39         end
40         default: begin
41             ALU_Ctrl_o <= 4'b0000;
42         end
43     endcase
44     end
45     default: begin
46         ALU_Ctrl_o <= 4'b0000;
47     end
48 endcase
49 end

```

3. Decoder.v: assign all control signals according to this chart. And I declared the output as reg to assign them in a loop.

Implement instructions

- R-type
 - add
 - slt
- I-type
 - addi
- lw
- sw
- beq
- jal & jalr

Instr	RW	B	J	WB	MR	MW	Src	Op	code
R-type	1	0	0	0	0	0	00	10	0110011
addi	1	0	0	0	0	0	01	00	0010011
Load	1	0	0	0	1	1	01	00	0000011
Store	X	0	0	X	0	0	01	00	0100011
Branch	X	1	0	X	0	0	00	01	1100011
JAL	1	0	1	1	0	0	00	X	1101111
JALR	1	0	1	1	0	0	10	X	1100111

```

18  /* Write your code HERE */
19  reg RegWrite, Branch, Jump, WriteBack1, WriteBack0, MemRead, MemWrite, ALUSrcA, ALUSrcB;
20  reg [2-1:0] ALUOp;
21
22  always @(*) begin
23      case (instr_i)
24          7'b0110011: begin //R-type
25              RegWrite <= 1'b1;
26              Branch <= 1'b0;
27              Jump <= 1'b0;
28              WriteBack1 <= 1'b0;
29              WriteBack0 <= 1'b0;
30              MemRead <= 1'b0;
31              MemWrite <= 1'b0;
32              ALUSrcA <= 1'b0;
33              ALUSrcB <= 1'b0;
34              ALUOp <= 2'b10;
35          end
36          7'b0010011: begin //I-type
37              RegWrite <= 1'b1;
38              Branch <= 1'b0;
39              Jump <= 1'b0;
40              WriteBack1 <= 1'b0;
41              WriteBack0 <= 1'b0;
42              MemRead <= 1'b0;
43              MemWrite <= 1'b0;
44              ALUSrcA <= 1'b0;
45              ALUSrcB <= 1'b1;
46              ALUOp <= 2'b00;
47          end
48          7'b0000011: begin //LW
49              RegWrite <= 1'b1;
50              Branch <= 1'b0;
51              Jump <= 1'b0;
52              WriteBack1 <= 1'b0;
53              WriteBack0 <= 1'b1;
54              MemRead <= 1'b1;
55              MemWrite <= 1'b0;
56              ALUSrcA <= 1'b0;
57              ALUSrcB <= 1'b1;
58              ALUOp <= 2'b00;

```

```

59     end
60     7'b0100011: begin //sw
61         RegWrite <= 1'b0;
62         Branch <= 1'b0;
63         Jump <= 1'b0;
64         WriteBack1 <= 1'b0;
65         WriteBack0 <= 1'b0;
66         MemRead <= 1'b0;
67         MemWrite <= 1'b1;
68         ALUSrcA <= 1'b0;
69         ALUSrcB <= 1'b1;
70         ALUOp <= 2'b00;
71     end
72     7'b1100011: begin //branch
73         RegWrite <= 1'b0;
74         Branch <= 1'b1;
75         Jump <= 1'b0;
76         WriteBack1 <= 1'b0;
77         WriteBack0 <= 1'b0;
78         MemRead <= 1'b0;
79         MemWrite <= 1'b0;
80         ALUSrcA <= 1'b0;
81         ALUSrcB <= 1'b0;
82         ALUOp <= 2'b01;
83     end
84     7'b1101111: begin //jal
85         RegWrite <= 1'b1;
86         Branch <= 1'b0;
87         Jump <= 1'b1;
88         WriteBack1 <= 1'b1;
89         WriteBack0 <= 1'b0;
90         MemRead <= 1'b0;
91         MemWrite <= 1'b0;
92         ALUSrcA <= 1'b0;
93         ALUSrcB <= 1'b0;
94         ALUOp <= 2'b00;
95     end
96     7'b1100111: begin //jalr
97         RegWrite <= 1'b1;
98         Branch <= 1'b0;
99         Jump <= 1'b1;
100        WriteBack1 <= 1'b1;


```

```

101 WriteBack0 <= 1'b0;
102 MemRead <= 1'b0;
103 MemWrite <= 1'b0;
104 ALUSrcA <= 1'b1;
105 ALUSrcB <= 1'b0;
106 ALUOp <= 2'b00;
107 end
108 default: begin
109     RegWrite <= 1'b0;
110     Branch <= 1'b0;
111     Jump <= 1'b0;
112     WriteBack1 <= 1'b0;
113     WriteBack0 <= 1'b0;
114     MemRead <= 1'b0;
115     MemWrite <= 1'b0;
116     ALUSrcA <= 1'b0;
117     ALUSrcB <= 1'b0;
118     ALUOp <= 2'b00;
119 end
120 endcase
121 end

```

4. Imm_Gen.v: implement each type of imm by this sheet.




```

17 /* Write your code HERE */
18
19 always @(*) begin
20     case(opcode)
21     7'b0010011: begin //I-type
22         Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:20]};
23     end
24     7'b0000011: begin //lw = I-type
25         Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:20]};
26     end
27     7'b0100011: begin //sw = S-type
28         Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:25], instr_i[11:7]};
29     end
30     7'b1100011: begin //beq = B-type
31         Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[7], instr_i[30:25], instr_i[11:8], 1'b0};
32     end
33     7'b1101111: begin //jal = J-type
34         Imm_Gen_o <= {{12{instr_i[31]}}, instr_i[19:12], instr_i[20], instr_i[30:21], 1'b0};
35     end
36     7'b1100111: begin //jalr = I-type
37         Imm_Gen_o <= {{20{instr_i[31]}}, instr_i[31:20]};
38     end
39     default: begin
40         Imm_Gen_o <= 32'b0;
41     end
42     endcase
43 end

```

5. Simple_Single_CPU.v: added these wires to connect

between the modules, and connect according to the graph below.



```

36 wire [31:0] RSdata_o;
37 wire [31:0] RTdata_o;
38 wire [32-1:0] pc_A;
39 wire [32-1:0] pc_B;
40 wire [32-1:0] pc_C;
41 wire [32-1:0] ALUIn;
42 wire [32-1:0] ALUResult;
43 wire [32-1:0] MemResult;
44 wire [32-1:0] WriteA;

```

```
46  ProgramCounter PC(  
47      .clk_i(clk_i),  
48      .rst_i(rst_i),  
49      .pc_i(pc_i),  
50      .pc_o(pc_o)  
51  );  
52  
53  Adder Adder_PCPlus4(  
54      .src1_i(pc_o),  
55      .src2_i(Imm_4),  
56      .sum_o(pc_A)  
57  );  
58  
59  Instr_Memory IM(  
60      .addr_i(pc_o),  
61      .instr_o(instr)  
62  );  
63  
64  Reg_File RF(  
65      .clk_i(clk_i),  
66      .rst_i(rst_i),  
67      .RSaddr_i(instr[19:15]),  
68      .RTaddr_i(instr[24:20]),  
69      .RDaddr_i(instr[11:7]),  
70      .RDdata_i(RegWriteData),  
71      .RegWrite_i(RegWrite),  
72      .RSdata_o(RSdata_o),  
73      .RTdata_o(RTdata_o)  
74  );  
75  
76  
77  Decoder Decoder(  
78      .instr_i(instr[6:0]),  
79      .RegWrite(RegWrite),  
80      .Branch(Branch),  
81      .Jump(Jump),  
82      .WriteBack1(WriteBack1),  
83      .WriteBack0(WriteBack0),  
84      .MemRead(MemRead),  
85      .MemWrite(MemWrite),  
86      .ALUSrcA(ALUSrcA),  
87      .ALUSrcB(ALUSrcB),  
88      .ALUOp(ALUOp)
```

```
91  Imm_Gen ImmGen(  
92      .instr_i(instr),  
93      .Imm_Gen_o(Imm_Gen_o)  
94  );  
95  
96  
97  ALU_Ctrl ALU_Ctrl(  
98      .instr(ALUControlIn),  
99      .ALUOp(ALUOp),  
100     .ALU_Ctrl_o(ALUControlOut)  
101  );  
102  
103  MUX_2to1 MUX_ALUSrcA(  
104     .data0_i(pc_o),  
105     .data1_i(RSdata_o),  
106     .select_i(ALUSrcA),  
107     .data_o(pc_B)  
108  );  
109  
110  Adder Adder_PCReg(  
111     .src1_i(pc_B),  
112     .src2_i(Imm_Gen_o),  
113     .sum_o(pc_C)  
114  );  
115  
116  MUX_2to1 MUX_PC Src(  
117     .data0_i(pc_A),  
118     .data1_i(pc_C),  
119     .select_i(PCSrc),  
120     .data_o(pc_i)  
121  );  
122  
123  MUX_2to1 MUX_ALUSrcB(  
124     .data0_i(RTdata_o),  
125     .data1_i(Imm_Gen_o),  
126     .select_i(ALUSrcB),  
127     .data_o(ALUIn)  
128  );
```



```

130  alu alu(
131      .rst_n(rst_i),
132      .src1(RSdata_o),
133      .src2(ALUIn),
134      .ALU_control(ALUControlOut),
135      .Zero(Zero),
136      .result(ALUResult)
137  );
138
139  Data_Memory Data_Memory(
140      .clk_i(clk_i),
141      .addr_i(ALUResult),
142      .data_i(RTdata_o),
143      .MemRead_i(MemRead),
144      .MemWrite_i(MemWrite),
145      .data_o(MemResult)
146  );
147
148  MUX_2to1 MUX_WriteBack0(
149      .data0_i(ALUResult),
150      .data1_i(MemResult),
151      .select_i(WriteBack0),
152      .data_o(WriteA)
153  );
154
155  MUX_2to1 MUX_WriteBack1(
156      .data0_i(WriteA),
157      .data1_i(pc_A),
158      .select_i(WriteBack1),
159      .data_o(RegWriteData)
160  );

```

2. Implementation result

