## Report

- Description of the implementation
  - Alu.v: added three additional operations.

```
always @(res, ALU_control) begin
     case(ALU control)
         4'b1100:
             result <= ~res;
         4'b1101:
             result <= ~res;
         4'b1000:
             result <= srcl ^ src2;
         4'b1001:
             result <= src1 << src2;
         4'b1010:
             result <= src1 >>> src2;
         default:
             result <= res;
     endcase
 end
```

Adder.v: assign the sum of two input to output.

 ALU\_Ctrl.v: use ALUOp and instruction (I30 + func3) to identify each operation.

```
timescale lns/lps
module ALU Ctrl(
     input
                 [4-1:0] instr,
                  [2-1:0] ALUOp,
     input
     output reg [4-1:0] ALU Ctrl o
□always @(*) begin
    if(ALUOp == 2'b10) begin
         if(instr == 4'b0000) begin // add
             ALU_Ctrl o <= 4'b0010;
         end
         else if(instr == 4'b1000) begin // sub
             ALU Ctrl o <= 4'b0110;
         end
         else if(instr == 4'b0111) begin // and
             ALU Ctrl o <= 4'b00000;
         end
         else if(instr == 4'b0110) begin // or
             ALU Ctrl o <= 4'b00001;
         end
         else if(instr == 4'b0100) begin // xor
             ALU Ctrl o <= 4'b1000;
         end
         else if(instr == 4'b0010) begin // slt
             ALU Ctrl o <= 4'b0111;
         end
         else if(instr == 4'b0001) begin // sll
             ALU Ctrl o <= 4'b1001;
         else if(instr == 4'bl101) begin // sra
             ALU Ctrl o <= 4'b1010;
         end
         else begin
             ALU Ctrl o <= 4'b00000;
         end
     end
     else begin
         ALU_Ctrl_o <= 4'b00000;
     end
 end
 endmodule
```

Decoder.v: identify each type of instruction by its opcode, which is I[6:0].
 Assign corresponding control signal to each output.

```
timescale lns/lps
⊟module Decoder(
   input [32-1:0]
                         instr i,
                         ALUSrc,
    output wire
    output wire
                         RegWrite,
     output wire
                         Branch,
     output wire [2-1:0] ALUOp
     );
         [7-1:0]
                     opcode;
 wire
 wire
         [3-1:0]
                     funct3;
         [3-1:0]
                     Instr field;
 wire
 wire
         [9-1:0]
                     Ctrl o;
reg AS, RW, BR;
reg [1:0]AO;
 assign opcode = instr i[6:0];
 assign funct3 = instr i[14:12];
assign ALUSrc = AS;
assign RegWrite = RW;
assign Branch = BR;
 assign ALUOp = AO;
⊟always @(*) begin
     case (opcode)
         7'b0110011: begin
             AS <= 0;
             RW <= 1;
             BR <= 0;
             AO <= 2'b10;
         end
         default: begin
             AS <= 0;
             RW <= 0;
             BR <= 0;
             AO <= 2'b00;
         end
     endcase
Lend
 endmodule
```

- Simple\_Single\_CPU.v:
  - i. Program Counter: input the calculated pc and the circuit will check if the reset signal is marked, then output the result.

ii. Instruction Memory: input current pc and get instruction code.

iii. Register File: RSaddr is rs1(I[19:15]), RTaddr is rs2(I[24:20]), and RDaddr is rd(I[11:7]). The write data should be the output of the ALU and controlled by RegWrite signal. The data in RS and RT will be sent to RSdata\_o and RDdata\_o.

iv. Decoder: Read the instruction and decode to corresponding control signals.

```
45 Decoder Decoder(
46 .instr_i(instr),
47 .ALUSrc(ALUSrc),
48 .RegWrite(RegWrite),
49 .Branch(branch),
50 .ALUOp(ALUOp)
51 );
```

v. PC plus 4: Input current pc and constant 4 to get pc of next loop.

vi. ALU Control: Input I30+func3 and ALUOp to get ALU control signal.

vii. ALU: Reads in RSdata, RTdata, and ALU control signal then outputs the ALUresult and ZCV flag.

2. Implementation results

```
Testcase 1 PASS
*********** CASE 2 *********
Testcase 2 PASS
********** CASE 3 **********
Testcase 3 PASS
********** CASE 4 **********
Testcase 4 PASS
Testcase 5 PASS
 ********** CASE 6 **********
Testcase 6 PASS
************ CASE 7 *********
Testcase 7 PASS
Testcase 8 PASS
*********** CASE 9 **********
Testcase 9 PASS
********** CASE 10 ***********
Testcase 10 PASS
Total Score:100
```

## Problems encountered

At first, my code in decoder is like the code below and it produces a lot of error.

```
always @(*) begin

case(opcode)

7'b0110011: begin

ALUSrc <= 0;

RegWrite <= 1;

Branch <= 0;

ALUOp <= 2'b10;

end

default: begin

ALUSrc <= 0;

RegWrite <= 0;

Branch <= 0;

ALUOp <= 2'b00;

end

end

endcase

end
```

Solution: I added some intermediate registers to be assigned in the always block, and assign the registers to the output wire, then the problem is solved.

```
assign ALUSrc = AS;
 assign RegWrite = RW;
 assign Branch = BR;
 assign ALUOp = AO;
🗐 always @(*) begin
     case (opcode)
        7'b0110011: begin
             AS <= 0;
             RW <= 1;
             BR <= 0;
             AO <= 2'b10;
         end
         default: begin
             AS <= 0;
             RW <= 0;
             BR <= 0;
             AO <= 2'b00;
     endcase
 end
```