

Report

1. Description of the implementation

- Alu.v: added three additional operations.

```
80 //xor: 1000, sll: 1001, sra: 1010
81 always @(res, ALU_control) begin
82     case(ALU_control)
83     4'b1100:
84         result <= ~res;
85     4'b1101:
86         result <= ~res;
87     4'b1000:
88         result <= src1 ^ src2;
89     4'b1001:
90         result <= src1 << src2;
91     4'b1010:
92         result <= src1 >>> src2;
93     default:
94         result <= res;
95     endcase
96 end
```

- Adder.v: assign the sum of two input to output.

```
1  `timescale 1ns/1ps
2
3  module Adder(
4      input  [32-1:0] src1_i,
5      input  [32-1:0] src2_i,
6      output [32-1:0] sum_o
7  );
8
9      /* Write your code HERE */
10
11     assign sum_o = src1_i + src2_i;
12
13 endmodule
```

- ALU_Ctrl.v: use ALUOp and instruction (I30 + func3) to identify each operation.

```

1  `timescale 1ns/1ps
2
3  module ALU_Ctrl(
4      input      [4-1:0] instr,
5      input      [2-1:0] ALUOp,
6      output reg [4-1:0] ALU_Ctrl_o
7  );
8
9      /* Write your code HERE */
10
11  always @(*) begin
12      if(ALUOp == 2'b10) begin
13          if(instr == 4'b0000) begin // add
14              ALU_Ctrl_o <= 4'b0010;
15          end
16          else if(instr == 4'b1000) begin // sub
17              ALU_Ctrl_o <= 4'b0110;
18          end
19          else if(instr == 4'b0111) begin // and
20              ALU_Ctrl_o <= 4'b0000;
21          end
22          else if(instr == 4'b0110) begin // or
23              ALU_Ctrl_o <= 4'b0001;
24          end
25          else if(instr == 4'b0100) begin // xor
26              ALU_Ctrl_o <= 4'b1000;
27          end
28          else if(instr == 4'b0010) begin // slt
29              ALU_Ctrl_o <= 4'b0111;
30          end
31          else if(instr == 4'b0001) begin // sll
32              ALU_Ctrl_o <= 4'b1001;
33          end
34          else if(instr == 4'b1101) begin // sra
35              ALU_Ctrl_o <= 4'b1010;
36          end
37          else begin
38              ALU_Ctrl_o <= 4'b0000;
39          end
40      end
41      else begin
42          ALU_Ctrl_o <= 4'b0000;
43      end
44  end
45
46  endmodule

```

- Decoder.v: identify each type of instruction by its opcode, which is I[6:0]. Assign corresponding control signal to each output.

```

1  `timescale 1ns/1ps
2
3  module Decoder(
4      input  [32-1:0]  instr_i,
5      output wire      ALUSrc,
6      output wire      RegWrite,
7      output wire      Branch,
8      output wire [2-1:0] ALUOp
9  );
10
11  //Internal Signals
12  wire [7-1:0] opcode;
13  wire [3-1:0] funct3;
14  wire [3-1:0] Instr_field;
15  wire [9-1:0] Ctrl_o;
16
17  /* Write your code HERE */
18
19  reg AS, RW, BR;
20  reg [1:0]AO;
21
22  assign opcode = instr_i[6:0];
23  assign funct3 = instr_i[14:12];
24
25  assign ALUSrc = AS;
26  assign RegWrite = RW;
27  assign Branch = BR;
28  assign ALUOp = AO;
29
30  always @(*) begin
31      case(opcode)
32          7'b0110011: begin
33              AS <= 0;
34              RW <= 1;
35              BR <= 0;
36              AO <= 2'b10;
37          end
38          default: begin
39              AS <= 0;
40              RW <= 0;
41              BR <= 0;
42              AO <= 2'b00;
43          end
44      endcase
45  end
46
47  endmodule

```

- Simple_Single_CPU.v:
 - i. Program Counter: input the calculated pc and the circuit will check if the reset signal is marked, then output the result.

```

21 ProgramCounter PC(
22     .clk_i(clk_i),
23     .rst_i(rst_i),
24     .pc_i(pc_i),
25     .pc_o(pc_o)
26 );

```

- ii. Instruction Memory: input current pc and get instruction code.

```

28 Instr_Memory IM(
29     .addr_i(pc_o),
30     .instr_o(instr)
31 );

```

- iii. Register File: RSaddr is rs1(I[19:15]), RTaddr is rs2(I[24:20]), and RDaddr is rd(I[11:7]). The write data should be the output of the ALU and controlled by RegWrite signal. The data in RS and RT will be sent to RSdata_o and RDdata_o.

```

33 Reg_File RF(
34     .clk_i(clk_i),
35     .rst_i(rst_i),
36     .RSaddr_i(instr[19:15]),
37     .RTaddr_i(instr[24:20]),
38     .RDaddr_i(instr[11:7]),
39     .RDdata_i(ALUresult),
40     .RegWrite_i(RegWrite),
41     .RSdata_o(RSdata_o),
42     .RTdata_o(RTdata_o)
43 );

```

- iv. Decoder: Read the instruction and decode to corresponding control signals.

```

45 Decoder Decoder(
46     .instr_i(instr),
47     .ALUSrc(ALUSrc),
48     .RegWrite(RegWrite),
49     .Branch(branch),
50     .ALUOp(ALUOp)
51 );

```

- v. PC plus 4: Input current pc and constant 4 to get pc of next loop.

```

53 Adder PC_plus_4_Adder(
54     .src1_i(pc_o),
55     .src2_i(imm_4),
56     .sum_o(pc_i)
57 );

```

- vi. ALU Control: Input I30+func3 and ALUOp to get ALU control signal.

```

59 ALU_Ctrl ALU_Ctrl(
60     .instr({instr[30], instr[14:12]}),
61     .ALUOp(ALUOp),
62     .ALU_Ctrl_o(ALU_control)
63 );

```

- vii. ALU: Reads in RSdata, RTdata, and ALU control signal then outputs the ALUresult and ZCV flag.

```
65 module alu alu(  
66     .rst_n(rst_i),  
67     .src1(RSdata_o),  
68     .src2(RTdata_o),  
69     .ALU_control(ALU_control),  
70     .result(ALUresult),  
71     .zero(zero),  
72     .cout(cout),  
73     .overflow(overflow)  
74 );
```

2. Implementation results

```
u@u:/media/sf_Downloads/LAB03$ chmod +x ./lab3TestScript.sh && ./lab3TestScript.sh  
***** CASE 1 *****  
Testcase 1 PASS  
***** CASE 2 *****  
Testcase 2 PASS  
***** CASE 3 *****  
Testcase 3 PASS  
***** CASE 4 *****  
Testcase 4 PASS  
***** CASE 5 *****  
Testcase 5 PASS  
***** CASE 6 *****  
Testcase 6 PASS  
***** CASE 7 *****  
Testcase 7 PASS  
***** CASE 8 *****  
Testcase 8 PASS  
***** CASE 9 *****  
Testcase 9 PASS  
***** CASE 10 *****  
Testcase 10 PASS  
=====
```

3. Problems encountered

At first, my code in decoder is like the code below and it produces a lot of error.

```
always @(*) begin  
    case(opcode)  
        7'b0110011: begin  
            ALUSrc <= 0;  
            RegWrite <= 1;  
            Branch <= 0;  
            ALUOp <= 2'b10;  
        end  
        default: begin  
            ALUSrc <= 0;  
            RegWrite <= 0;  
            Branch <= 0;  
            ALUOp <= 2'b00;  
        end  
    endcase  
end
```

Solution: I added some intermediate registers to be assigned in the always block, and assign the registers to the output wire, then the problem is solved.

```
assign ALUSrc = AS;
assign RegWrite = RW;
assign Branch = BR;
assign ALUOp = AO;

always @(*) begin
    case(opcode)
        7'b0110011: begin
            AS <= 0;
            RW <= 1;
            BR <= 0;
            AO <= 2'b10;
        end
        default: begin
            AS <= 0;
            RW <= 0;
            BR <= 0;
            AO <= 2'b00;
        end
    endcase
end
```