Lab02-report

1. Implementation

MUX:

Implemented using case.

ALU_1bit

I added an output "set" to get the set signal.

```
module alu_1bit(
           input
                               src1,
                                            //1 bit source 1
                                                               (input)
           input
                               src2,
                                            //1 bit source 2
                                                               (input)
                               less,
           input
                                                               (input)
           input
                               Ainvert,
                                            //1 bit A_invert
           input
                               Binvert,
                                            //1 bit B_invert
                                                               (input)
           input
                                                               (input)
                                            //2 bit operation (input)
                       [2-1:0] operation,
           input
11
           output reg
                               result,
                                            //1 bit result
                                                               (output)
12
                                            //1 bit carry out (output)
           output reg
                                cout,
13
           output reg
                               set
                                            //1 bit set
14
```

W1 and W2 are the result of the two MUX, indicating if A or B should be inverted.

```
Wire A_inv;
wire B_inv;

wire B_inv;

wire W1;
wire W2;

assign A_inv = ~src1;
assign B_inv = ~src2;

MUX2to1 MUX2_1(.src1(src1), .src2(A_inv), .select(Ainvert), .result(W1));
MUX2to1 MUX2_2(.src1(src2), .src2(B_inv), .select(Binvert), .result(W2));
```

W3 is AND operation, W4 is OR operation, and W5 is a full adder.

Use a MUX to select result, calculate carry out, then get the set value from the adder output.

ALU

Declaration of all variables.

```
16
       wire [31:0] carry;
17
       wire carry32;
       reg carry0;
20
       reg [1:0] operation;
21
       wire [31:0] res;
23
24
       wire set;
25
       reg s;
       reg Ainvert;
28
       reg Binvert;
```

A case statement to classify the instruction and set the corresponding inputs.

```
always @(ALU_control) begin
case(ALU_control)
                         4'b0000: begin
                                Ainvert <= 0;
Binvert <= 0;
                                operation <= 2'b00;
                          end
                          4'b0001: begin
                                Ainvert <= 0;
Binvert <= 0;
                                operation <= 2'b01;
                          end
                          4'b0010: begin
                                Ainvert <= 0;
Binvert <= 0;
operation <= 2'b10;
carry0 <= 1'b0;
                         4'b0110: begin
Ainvert <= 0;
Binvert <= 1;
operation <= 2'b10;
carry0 <= 1'b1;
50
51
52
53
54
55
56
57
                          end
                          4'b0111: begin
                                Ainvert <= 0;
Binvert <= 1;
                                operation <= 2'b11;
carry0 <= 1'b1;
59
60
                          end
                          4'b1100: begin
                                Ainvert <= 0;
Binvert <= 0;
63
64
65
                                 operation <= 2'b01;
                          end
                          4'b1101: begin
                                Ainvert <= 0;
Binvert <= 0;
                                 operation <= 2'b00;
                          end
                          default: begin
                                Ainvert <= 0;
Binvert <= 0;
                                operation <= 2'b00;
carry0 <= 1'b0;
                          end
                   endcase
```

When the instruction is NAND or NOR, the result should be inverted, otherwise, output directly.

```
always @(res, ALU_control) begin
79
           case(ALU_control)
80
81
               4'b1100:
82
                    result <= ~res;
83
               4'b1101:
84
                    result <= ~res;
85
               default:
86
                    result <= res;
87
           endcase
88
       end
```

Calculating the ZCV flags, note that C flag only set when the operation is ADD.

Get the set value from the last ALU and send back to the first one.

The declaration of all ALUs. All ALU except the first and the last one is declared in the for loop.

All ALUs except the first one needs a 0 at the less input.

The last ALU's set value is connected to the first one's less input.

```
alu_1bit alu0(.result(res[0]),
110
                    .cout(carry[1]),
111
                    .src1(src1[0]),
112
                    .src2(src2[0]),
113
                    .Ainvert(Ainvert),
114
                    .Binvert(Binvert),
115
                    .operation(operation),
116
                    .cin(carry0),
117
                    .less(s));
118
119
     ■alu 1bit alu31(.result(res[31]),
120
                    .cout(carry32),
121
                    .src1(src1[31]),
122
                    .src2(src2[31]),
123
                    .Ainvert(Ainvert),
124
                    .Binvert(Binvert),
                    .operation(operation),
125
126
                    .cin(carry[31]),
127
                    .less(1'b0),
128
                    .set(set));
129
130
        genvar i;
131
       generate
132
            for(i = 1; i < 31; i = i + 1) begin
133
                alu_1bit alu(.result(res[i]),
134
                    .cout(carry[i + 1]),
135
                    .src1(src1[i]),
136
                    .src2(src2[i]),
137
                    .Ainvert(Ainvert),
138
                    .Binvert(Binvert),
139
                    .operation(operation),
140
                    .cin(carry[i]),
                    .less(1'b0));
142
            end
        endgenerate
```

2. Implementation results

3. Problem encountered

I. The results of SLT instruction are always wrong.

After using GTKwave, I found that carry value of some ALUs are wrong, but I didn't find any problem of the calculation process. Then I checked the whole code of 1-bit ALU, I found I set the carry only output when the operation is 2'b01. After modifying the statement, all results are correct.