

3.3V BANK


- PCI
- LIMB
- Configuration

1.5V BANKS

- SDRAM
- CPU

BRIDGE1D
XC6SLX45-FGG484


LIMBD[0..7] → LIMBD[0..7]
PCI_AD[0..31] → PCI_AD[0..31]
PCI_REQ[0..3] → PCI_REQ[0..3]
PCI_GNT[0..3] → PCI_GNT[0..3]
PCI_INT[0..3] → PCI_INT[0..3]
PCI_CBE[0..3] → PCI_CBE[0..3]
CPU_D[0..31] → CPU_D[0..31]



Source: <https://github.com/c4puter/motherboard>
https://semianalog.com/c4_0
CC0: <https://creativecommons.org/publicdomain/zero/1.0/>

PUBLIC DOMAIN

Title: Northbridge		Rev: A	
Sheet: /Northbridge/		Id: 3/10	
SEMIANALOG / CHRIS PAVLINA		Date: 2016-09-16	



Source: <https://github.com/c4puter/motherboard>
https://semianalog.com/c4_0
 CC0: <https://creativecommons.org/publicdomain/zero/1.0/>



Title: CPU


Sheet: /CPU0/

SEMIANALOG / CHRIS PAVLINA

Rev: A

Id: 5/10

Date: 2016-09-16



Source: <https://github.com/c4puter/motherboard>
https://semianalog.com/c4_0
 CC0: <https://creativecommons.org/publicdomain/zero/1.0/>



Title: CPU

Sheet: /CPU1/

SEMIANALOG / CHRIS PAVLINA

Rev: A

Id: 6/10

Date: 2016-09-16

