

μPD8035HL/48H HIGH-SPEED, 8-BIT, SINGLE-CHIP HMOS MICROCOMPUTERS

Description

The $\mu PD8035HL$ and the $\mu PD8048H$ make up the $\mu PD8048H$ family of single-chip 8-bit microcomputers. The processors in this family differ only in their internal program memory options: the $\mu PD8048H$ with $1K\times 8$ bytes of mask ROM and the $\mu PD8035HL$ with external memory.

The NEC μ PD8035HL and μ PD8048H are single component, 8-bit, parallel microprocessors using n-channel silicon gate MOS technology. The μ PD8048H family of components functions efficiently in control as well as in arithmetic applications. Standard logic function implementation is facilitated by the large variety of branch and table look-up instructions.

The μ PD8035HL/48H instruction set comprises 1 and 2 byte instructions with over 70% of them single-byte. Execution requires only 1 or 2 cycles per instruction and over 50% are single-cycle instructions.

The functions of the μ PD8048H series of microprocessors can easily be expanded using standard 8080A/8085A peripherals and memories.

The μ PD8048H contains the following functions usually found in external peripheral devices: 1024×8 bits of ROM program memory; 64×8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; oscillator and clock circuitry.

The $\mu PD8035HL$ is intended for applications using external program memory only. It contains all the features of the $\mu PD8048H$ except the 1024×8 -bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.


Features

Fully compatible with industry standard 8048/8748/8035
2.5 µs cycle time: all instructions 1 or 2 bytes
Interval timer/event counter
64 × 8-byte RAM data memory
External and timer interrupts
96 instructions: 70% single byte
27 I/O lines
Internal clock generator
8 level stack
Compatible with 8080A/8085A peripherals
HMOS silicon gate technology
Single +5 V power supply

Ordering Information

Part Number	Package Type	Max Frequency of Operation
μPD8035HLC	40-pin plastic DIP	6 MHz
μPD8048HC	40-pin plastic DIP	6 MHz

Pin Configuration



Pin Identification

No.	Symbol	Function
1	T0	Test 0 input / output
2	XTAL1	Crystal 1 input
3	XTAL2	Crystal 2 input
4	RESET	Reset input
5	SS	Single step input
6	ĪNT	Interrupt input
7	EA	External access input
8	RD	Read output
9	PSEN	Program store enable output
10	WR	Write output
11	ALE	Address latch enable output
12-19	DB ₀ -DB ₇	Bidirectional data bus
20	V _{SS}	Ground
21-24, 35-38	P2 ₀ -P2 ₇	Quasi-bidirectional Port 2
25	PROG	Program output



Pin Identification (cont)

No.	Symbol	Function
26	V _{DD}	RAM power supply
27-34	P1 ₀ -P1 ₇	Quasi-bidirectional Port 1
39	T1	Test 1 input
40	V _{CC}	Primary power supply

Pin Functions

XTAL 1 (Crystal 1)

XTAL1 is one side of the crystal, LC, or external frequency source (non-TTL-compatible $V_{\mbox{\scriptsize IH}}$).

XTAL 2 (Crystal 2)

XTAL2 is the other side of the crystal or frequency source.

T0 (Test 0)

T0 is the testable input using conditional transfer functions JT0 and JNT0. The internal state clock (CLK) is available to T0 using the ENT0 CLK instruction. T0 can also be used during programming as a testable flag.

T1 (Test 1)

T1 is the testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.

RESET (Reset)

An active low on RESET initializes the processor. RESET is also used for PROM programming verification and power-down (non-TTL compatible V_{IH}).

SS (Single Step)

An active low on SS, together with ALE, causes the processor to execute the program one step at a time.

INT (Interrupt)

An active low on INT starts an interrupt if interrupts are enabled. A reset disables an interrupt. INT can be tested with the JNI instruction and, depending on the results, a jump to the specified address can occur.

EA (External Access)

An active high on EA disables internal program memory and fetches and accesses external program memory. EA is used for system testing and debugging.

RD (Read)

RD will pulse low when the processor performs a bus read. An active low on RD enables data onto the processor bus from a peripheral device and functions as a read strobe for external data memory.

WR (Write)

WR will pulse low when the processor performs a bus write. WR can also function as a write strobe for external data memory.

PSEN (Program Store Enable)

PSEN becomes active only during an external memory fetch. (Active low).

ALE (Address Latch Enable)

ALE occurs at each cycle. ALE can also be used as a clock output. The falling edge of ALE addresses external data memory or external program memory.

DB₀-DB₇ (Data Bus)

 DB_0-DB_7 is a bidirectional port. Synchronous reads and writes can be performed on this port using \overline{RD} and \overline{WR} strobes. The contents of the DB_0-DB_7 bus can be latched in a static mode.

During an external memory fetch, DB₀–DB₇ output the low-order eight bits of the memory address. \overline{PSEN} fetches the instruction. DB₀–DB₇ also output the address of an external data memory fetch. The addressed data is controlled by ALE, \overline{RD} , and \overline{WR} .

P10-P17 (Port 1)

P10-P17 is an 8-bit quasi-bidirectional port.

P20-P27 (Port 2)

P20-P27 is an 8-bit quasi-bidirectional port. P20-P23 output the high-order four bits of the address during an external program memory fetch. P20-P23 also function as a 4-bit I/O bus for the μ PD82C43 I/O port expander.

PROG (Program Pulse)

PROG is used as an output pulse during a fetch when interfacing with the µPD82C43 I/O port expander.

V_{CC} (Primary Power Supply)

 V_{CC} is the primary power supply. V_{CC} is $+5\,V$ during normal operation.




VDD (RAM Power Supply)

V_{DD} must be set to +5 V for normal operation. V_{DD} supplies power to the internal RAM during standby mode.

V_{SS} (Ground)


VSS is ground potential.

Block Diagram





Logic Symbol



Absolute Maximum Ratings

TΑ	=	25	°C	

Operating temperature, T _{OPT}	0°C to +70°C
Storage temperature, T _{STG}	-65°C to +150°C
Voltage on any pin, V _{1/0}	-0.5 V to +7 V (Note 1)
Power dissipation, P _D	1.5 W

Note:

(1) With respect to ground.

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $T_A = 0$ °C to +70°C, $V_{CC} = V_{DD} = +5 V \pm 10$ %, $V_{SS} = 0 V$

			Limits			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input low voltage (All except XTAL1, XTAL2)	V _{IL}	0.5		0.8	٧	
Input low voltage (RESET, X1, X2)	V _{IL1}	-0.5		0.8	٧	
Input high voltage (All except XTAL1, XTAL2, RESET)	V _{IH}	2.0		V _{CC}	V	
Input high voltage (XTAL1, XTAL2, RESET)		3.8		V _{CC}	٧	
Output low voltage (bus)	V _{OL}			0.45	٧	$l_{OL} = 2.0 \text{mA}$
Output low voltage (RD, WR, PSEN, ALE)	V _{OL1}			0.45	V	$l_{OL} = 2.0 \text{mA}$
Output low voltage (PROG)	V _{OL2}			0.45	٧	$1_{0L} = 2.0 \text{mA}$

DC Characteristics (cont)

 $T_A = 0$ °C to +70°C, $V_{CC} = V_{DD} = +5 V \pm 10$ %, $V_{SS} = 0 V$

		-	Limits			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Output low voltage (all other outputs)	V _{OL3}			0.45	۷	1 _{OL} = 2.0 mA
Output high voltage (bus)	V _{OH}	2.4			٧	$I_{OH} = -400 \mu\text{A}$
Output high voltage (RD, WR, PSEN, ALE)	V _{OH1}	2.4			٧	$I_{OH} = -400 \mu\text{A}$
Output high voltage (all other outputs)	V _{0H2}	2.4			٧	$I_{OH} = -40 \mu\text{A}$
Input leakage current (T1, INT	1 _{IL}			±10	μΑ	V _{SS} < V _{IN} < V _{CC}
Input leakage current (P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , EA, SS)	I _{IL1}			-500	μА	V _{CC} ≥ V _{IN} ≥ V _{SS} + 0.45 V
Output leakage current (bus, TO, high impedance state)	¹ OL			±10	μΑ	V _{CC} ≥ V _{IN} ≥ V _{SS} + 0.45 V
Power down supply current	I _{DD}		4	8	mA	T _A = 25°C
Total supply current	I _{DD} +		50	80	mA	T _A = 25°C
RAM standby voltage	V_{DD}	2.2		5.5	٧	Standby mode. Reset ≤ 0.6 V

AC Characteristics

 $T_A = 0$ °C to +70 °C, $V_{CC} = V_{DD} = +5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$

			Limits			Test
Parameter	Symbol	Min	Тур	Wax	Unit	Conditions
ALE pulse width	t _{LL}	410			ns	(Note 1)
Address setup to ALE	t _{AL}	220			ns	(Note 1)
Address hold from ALE	t _{LA}	120			ns	(Note 1)
Control pulse width (RD, WR)	t _{CC1}	1050			ns	(Note 1)
Control pulse width (PSEN)	t _{CC2}	800			ns	(Note 1)
Data setup WR	t _{DW}	880			ns	(Note 1)
Data hold after	t _{WD}	110			ns	(Note 2)
Data hold (RD, PSEN)	t _{DR}	0		220	ns	(Note 1)
RD to data in	t _{RD1}			800	ns	(Note 1)
PSEN to data in	t _{RD2}		WWW	.D550a	Sheet	4U.(Note 1)



AC Characteristics (cont)

 $T_A = 0$ °C to +70°C, $V_{CC} = V_{DD} = +5 V \pm 10\%$, $V_{SS} = 0 V$


			Limits	1		Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Address setup to WR	t _{AW}	680			ns	(Note 1)
Address setup to data (RD)	t _{AD1}			1570	ns	(Note 1)
Address setup to data (PSEN)	t _{AD2}			1090	ns	(Note 1)
Address float to RD, WR	t _{AFC1}	290			ns	(Note 1)
Address float to PSEN	t _{AFC2}	40			ns	(Note 1)
ALE to control (RD, WR)	t _{LAFC1}	420		-	ns	(Note 1)
ALE to control (PSEN)	t _{LAFC2}	170			ns	(Note 1)
Control to ALE (RD, WR, PROG	t _{CA1}	120			ns	(Note 1)
Control to ALE (PSEN)	t _{CA2}	620			ns	(Note 1)
Port control setup to PROG	t _{CP}	210			ns	(Note 1)
Port control hold to PROG	t _{PC}	460			ns	(Note 1)
PROG to P2 nput valid	t _{PR}		•	1300	ns	(Note 1)
nput <u>data</u> hold rom PROG	t _{PF}			250	ns	(Note 1)
Output data etup	t _{DP}	850			ns	(Note 1)
utput data hold	tpD	200			ns	(Note 1)
ROG pulse vidth	tpp	1500			ns	(Note 1)
ort 2 I / O data etup to ALE	tpL	460			ns	(Note 1)
ort 2 I / O data old to ALE	t _{LP}	150			ns	(Note 1)
ort output from LE	tpy			850	ns	(Note 1)
ycle time	t _{CY}	2.5		15	μS	(Note 1)
O rep rate	toprr	500			ns	(Note 1)

Note:


- (1) Control outputs: $C_L = 80 \, pF$, bus outputs: $C_L = 150 \, pF$
- (2) Bus high impedance, load = 20 pF

Timing Waveforms


Instruction Fetch from External Memory



Read from External Data Memory




Write to External Memory





Timing Waveforms (cont)

Port 2 Timing



Bus Timing Requirements

Symbol	Timing Formula	Min/Max	Unit
t _{LL}	(7 / 30) t _{CY} - 170	Min	ns
t _{AL}	(2 / 15) t _{CY} - 110	Min	ns
t _{LA}	(1/15) t _{CY} - 40	Min	ns
t _{CC1}	(1/2) t _{CY} - 200	Min	ns
t _{CC2}	(2/5) t _{CY} - 200	Min	ns
t _{DW}	(13 / 30) t _{CY} - 200	Min	ns
twp	(1/15) t _{CY} - 50	Min	ns
t _{DR}	(1/10) t _{CY} - 30	Max	ns
t _{RD1}	(2/5) t _{CY} - 200	Max	ns
t _{RD2}	(3 / 10) t _{CY} - 200	Max	ns
t _{AW}	(1/3) t _{CY} - 150	Min	ns
t _{AD1}	(11 / 15) t _{CY} - 250	Max	ns
t _{AD2}	(8 / 15) t _{CY} - 250	Max	ns
t _{AFC1}	(2 / 15) t _{CY} - 40	Min	ns
t _{AFC2}	(1/30) t _{CY} -40	Min	ns
tLAFC1	(1/5) t _{CY} - 75	Min	ns
tLAFC2	(1/10) t _{CY} -75	Min	ns
t _{CA1}	(1/15) t _{CY} -40	Min	ns
t _{CA2}	(4 / 15) t _{CY} - 40	Min	ns
t _{CP}	(1/10) t _{CY} - 40	Min	ns
t _{PC}	(4 / 15) t _{CY} - 200	Min	ns
tpR	(17 / 30) t _{CY} - 120	Max	ns
tpF	(1/10) t _{CY}	Max	ns
t _{DP}	(2 / 5) t _{CY} – 150	Min	ns
t _{PD}	(1/10) t _{CY} -50	Min	ns
tpp	(7 / 10) t _{CY} - 250	Min	ns
t _{PL}	(4 / 15) t _{CY} - 200	Min	ns
tLP	(1/10) t _{CY} - 100	Min	ns
t _{PV}	(3 / 10) t _{CY} - 100	Max	ns
toper	(3 / 15) t _{CY}	Min	ns
t _{CY}	6 MHz		μS

Instruction Set

www.fateSteet4U.com

Heaten Maintenan	(A) - (A) + data Add immediate the specified data to the accumulator (A) - (A) + data Add immediate the specified data to the accumulator (A) - (A) + (B) (;	:			آ ٰ	흥	Š	ا		- 1				<u>a</u>	
Head (A) - (A) + clase	Heater (A) — (A) + data Add monetate the specified date to the accumulator: (A) — (A) + (A) + (B) Add contents of designated register to the accumulator: (A) — (A) + (B) Add contents of designated register to the accumulator: (A) — (A) + (B) Add contents of designated register to the accumulator: (A) — (A) + (B) Add contents of the date removy location to the (B) + (B) + (B) Add contents of the date removy location to the (B) + (B) + (B) + (B) Add contents of the designated register to the (B) + (B) + (B) + (B) + (B) Add contents of the designated register to the (B) +	Mnemonic	Function	Description	5	۵	۵	4	2	2	٥	000	- 1	Bytes	ပ	ဍ	윤
	Fig. 18	Accumulator															
Ref (A) - (A) + (Re)	Ref. (A) - (A) + (R)	ADD A, # data	(A) ← (A) + data	Add immediate the specified data to the accumulator.	0 4	0 9	0 6	0 \$	0 ç	o 62		ا م	2	2	•		
(A) = (A) + ((RT)) Additioniset the contents of the data memory location to the form (A) = (A) + (B) +	(A) = (A) + ((R)) Add indicest the contents of the data memory location to the form (A) + (A) + (B) + (B) Add indicest the contents of the data memory location to the form (A) + (A) + (B)	ADD A, Rr	(A) ← (A) + (Rr) r = 0-7	Add contents of designated register to the accumulator.	0	-	-	0	-	_	_	_	-	-	•		
A, # data (A) — (A) + (C) + data Add with carry the specified data to the form of the form of the designated register to the form of the designated register with accumulator. # data (A) — (A) + (C) + (R1) # data (A) — (A) AND data Logical AND contents of designated register with accumulator. D	A, # data (A) — (A) + (C) + data Additive editate with carry the specified data to the dry (A) — (A) + (C) + (B) + (C) +	ADD A, @ Rr	$(A) \leftarrow (A) + ((Rr))$ r = 0-1	Add indirect the contents of the data memory location to the accumulator.	0	-	-	0	0	0	0	_	-	-	•		
A. ⊕ R (A) → (A) + (C) + (R1) Add with carry the contents of the designated register to the for r = 0-1 accumulator. A. ⊕ R (A) → (A) + (A) + (C) + (R1) Add unith carry the contents of data memory location to 0 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	A. Re (A) → (A) + (C) + (Re) Add with carry the contents of the designated register to the 0 1 1 1 1 Γ Γ Γ Γ 1 1 1 1 Γ Γ Γ Γ Γ 1	ADDC A, # data	(A) ← (A) + (C) + data	Add immediate with carry the specified data to the accumulator.	0 6	0 %	0 &	- 4	၀ ဗို	o 5°		- 용	2	2	•		
A, @ R (A) — (A) + (C) + (RH)) Add indirect with carry the contents of data memory location to 0 1 1 1 0 0 0 r 1 1 1 1 1 1 1 1 1 1 1 1	A. @ Rr (A) → (A) → (B) + (A) Add indirect with carry the contents of data memory location to 1 1 0 0 r 1 1 # data (A) → (A) AND (Br) Logical AND contents of designated register with accumulator. 0 1 0 0 r 1 1 2 2 . Rr (A) → (A) AND (Br) Logical AND contents of data memory with recommendation. 0 1 0 1	ADDC A, Rr	(A) \leftarrow (A) + (C) + (Rr) for r = 0-7	Add with carry the contents of the designated register to the accumulator.	0	-	-	-	-		_	_	-	-	•		
# data (A) — (A) AND data Logical AND specified immediate data with accumulator. 0 1 0 1 0 1 1 2 2	# data (A) — (A) AND data Logical AND specified immediate data with accumulator: 0 1 0 1 0 1 1 2 2 2 Rr	ADDC A, @ Rr	(A) \leftarrow (A) + (C) + ((Rr)) for r = 0-1	Add indirect with carry the contents of data memory location to the accumulator.		-	-	-	0	0	0	_	-	-	•		
		ANL A, # data	(A) ← (A) AND data	Logical AND specified immediate data with accumulator.	9 0	- &	9	- \$	0 %	0 d ₂		 - 용	2	2			
(A) ← (A) AND ((R1)) Logical AND indirect the contents of data memory with r = 0-1 (A) ← (A) AND ((R1)) Complement the contents of the accumulator. 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	(A) — (A) AND ((R1)) Logical AND indirect the contents of data memory with respect to the accumulator. 0 1 0 0 1	ANL A, Rr	(A) \leftarrow (A) AND (Rr) r = 0-7	Logical AND contents of designated register with accumulator.	0	-	0	-	-	_	_	_	-	-			
		ANL A, @ Rr	(A) \leftarrow (A) AND ((Rr)) r = 0-1	Logical AND indirect the contents of data memory with accumulator.	0	-	0	-	0	0	0	_	-	-			
$ (A) \leftarrow 0 \qquad \text{Clear the contents of the accumulator.} \qquad 0 \qquad 0 \qquad 1 \qquad 0 \qquad 1 \qquad 1 \qquad 1 \qquad 1 \qquad 1 \qquad 1$	$ (A) \leftarrow 0 \qquad \text{Clear the contents of the accumulator.} \qquad 0 \qquad 0 \qquad 1 \qquad 0 \qquad 1 \qquad 1 \qquad 1 \qquad 1 \qquad 1 \qquad 1$	CPL A	(A) ← NOT (A)	Complement the contents of the accumulator.	0	0	-	-	0	-	-	_	-	-	i		
		JLR A	(A) ← 0	Clear the contents of the accumulator.	0	0	-	0	0	-	-	_	-	-			
(A) \leftarrow (A) -1 Decrement by 1 the accumulator's contents. 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		DA A		Decimal adjust the contents of the accumulator.	0	-	0	-	0	-	_	_	-	-	•		
# data (A) \leftarrow (A) A 1 Increment by 1 the accumulator's contents. 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	# data (A) \leftarrow (A) 0R data Logical OR specified immediate data with accumulator. G 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DEC A	(A) ← (A) – 1	Decrement by 1 the accumulator's contents.	0	0	0	0	0	_	_	-	1	1			
# data (A) \leftarrow (A) OR data Logical OR specified immediate data with accumulator. G 1 0 0 0 0 1 1 2 2 2 For (A) \leftarrow (A) OR (Rr) for Logical OR contents of designated register with accumulator. G 1 0 0 1 r r r r 1 1 1 1 1 1 1 1 1 1 1 1	# data (A) \leftarrow (A) OR data Logical OR specified immediate data with accumulator. G 1 0 1 0 0 0 1 1 1 2 2 2 For (A) \leftarrow (A) OR (Rr) for Logical OR contents of designated register with accumulator. For (A) \leftarrow (A) OR (Rr) for Logical OR indirect the contents of data memory location with $0 = 0.7$ (B) Rr (A) \leftarrow (A) OR (Rr) for Logical OR indirect the contents of data memory location with $0 = 0.7$ (A) \leftarrow (A) OR (Rr) for Logical OR indirect the contents of data memory location with $0 = 0.7$ (A) \leftarrow (A) \leftarrow (A) OR (Rr) for Logical OR indirect the contents of data memory location with $0 = 0.7$ (A) \leftarrow (A) OR (Rr) for Logical OR indirect the contents of data memory location with $0 = 0.7$ (A) \leftarrow (A) OR (Rr) for Logical OR indirect the contents of data memory location with $0 = 0.7$ (A) \leftarrow (A) \leftarrow (A) OR (Rr) for Property and Property (A) Difference of the contents of data memory location with $0 = 0.7$ (A) \leftarrow (A) \leftarrow (A) \rightarrow (B) OR (Rr) for the contents of data memory location with $0 = 0.7$ (B) \leftarrow (A) \rightarrow (A) \rightarrow (B) OR (Rr) for the contents of data memory location with $0 = 0.7$ (B) \rightarrow (B) OR (Rr) for the contents of data memory location with $0 = 0.7$ (B) \rightarrow (B) OR (Rr) for $0 = 0.7$ (B) \rightarrow (B) OR (Rr) for $0 = 0.7$ (C) \rightarrow (A) \rightarrow (B) \rightarrow (B) OR (Rr) for $0 = 0.7$ (A) \rightarrow (B) OR (Rr) for $0 = 0.7$ (B) OR $0 = 0.7$ (C) \rightarrow (A) \rightarrow (B) OR (Rr) for $0 = 0.7$ (B) OR $0 = 0.7$ (C) \rightarrow (A) \rightarrow (B) OR (Rr) for $0 = 0.7$ (B) OR $0 = 0.7$ (C) \rightarrow (A) \rightarrow (B) OR (Rr) for $0 = 0.7$ (B) OR $0 = 0.7$ (C) \rightarrow (A) \rightarrow (B) OR (Rr) for $0 = 0.7$ (A) \rightarrow (B) OR (Rr) for $0 = 0.7$ (B) OR $0 = 0.7$ (B) OR $0 = 0.7$ (C) \rightarrow (C) OR $0 = 0.7$	NC A	$(A) \leftarrow (A) + 1$	Increment by 1 the accumulator's contents.	0	0	0	-	0	-	-	-	-	-			
Rr $(A) \leftarrow (A)$ OR (Rr) for $r = 0-7$ $r = 0-7$ (a) Rr $(A) \leftarrow (A)$ OR (Rr) for Logical OR contents of data memory location with accumulator. In the contents of data memory location with $r = 0-1$ accumulator. And $r = 0-1$ accumulator left by 1 bit without carry. In the contents of data accumulator left by 1 bit without carry. In the contents of data accumulator left by 1 bit without carry. In the contents of data accumulator left by 1 bit without carry. In the contents of the contents of data accumulator right by 1 bit without carry. Conclude the contents of th	Rr $(A) \leftarrow (A) OR (Rr)$ for Logical OR contents of designated register with accumulator. 0 1 0 0 1 r r r 1 1 1 1 1 1 1 1 1 1 1 1	DRL A, # data	(A) ← (A) 0R data	Logical OR specified immediate data with accumulator.	0 d ₇	- g	0 d5	0 d4	0 ç	0 d ₂		- 6 9	2	2			
(@ Rr $(A) \leftarrow (A) OR ((Rr))$ for Logical OR indirect the contents of data memory location with 0 1 0 0 0 0 0 0 0 0 0 0 0	(② Rr (A) ← (A) OR ((Rr)) for Logical OR indirect the contents of data memory location with 0 1 0 0 0 0 r 1 1 1 1 1 1 1 1 1 1 1 1 1	JRL A, Rr	(A) (A) OR (Rr) for r = 0-7	Logical OR contents of designated register with accumulator.	0	-	0	0	-	_	_		-	-			
$(AN + 1) \leftarrow (AN)$; $N = 0-6$ Rotate accumulator left by 1 bit without carry. 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$(AN + 1) \leftarrow (AN)$; $N = 0-6$ Rotate accumulator left by 1 bit without carry. 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	(A) \leftarrow (A) OR ((Rr)) for $r = 0-1$	Logical OR indirect the contents of data memory location with accumulator.	0	-	0	0	0	0	0	_	-	-			
$(AN + 1) \leftarrow (AN)$; $N = 0-6$ Rotate accumulator left by 1 bit through carry. 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$(AN + 1) \leftarrow (AN)$; $N = 0-6$ Rotate accumulator left by 1 bit through carry. 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	MAN M	11	Rotate accumulator left by 1 bit without carry.	-	-	-	0	0	-	-	-	-	-			
$(AN) \leftarrow (AN + 1)$; $N = 0-6$ Rotate accumulator right by 1 bit without carry. 0 1 1 1 0 1 1 1 (A ₇) $\leftarrow (A_0)$	$(AN) \leftarrow (AN + 1)$; $N = 0-6$ Rotate accumulator right by 1 bit without carry. 0 1 1 1 0 1 1 1 $(A_7) \leftarrow (A_0)$.∯ataSi	1 1/	Rotate accumulator left by 1 bit through carry.	-	-	-	-	0	-	-	-	-	-	•		
	con	nget4U.	$(AN) \leftarrow (AN + 1); N = 0-6$ $(A_7) \leftarrow (A_0)$	Rotate accumulator right by 1 bit without carry.	0	-	-	-	0	-	-	-	-	-			



_
寉
Ē
Ö
으
•
Ø
ċ
7
ž
75
3
2
Ë
ጜ
str

208					Ö	eratio	Operation Code							Flags	
	Function	Description	ç	۵	DS	4	D3	D ₂	ď	D ₀	Cycles	Bytes	၁	AC FO	Ē
Accumulator (cont)	ont)														
RRC A	$(AN) \leftarrow (AN + 1); N = 0-6$ $(A_7) \leftarrow (C)$ $(C) \leftarrow (A_0)$	Rotate accumulator right by 1 bit through carry.	0	-	-	0	0	-	+	1	-	-	•		
SWAP A	$(A_4-A_7) \leftarrow (A_0-A_3)$	Swap the two 4-bit nibbles in the accumulator.	0	-	0	0	0	_	-	_	-	-			
XRL A, # data	(A) ← (A) XOR data	Logical XOR specified immediate data with accumulator.	- 4	د %	0 %	- 4	၀ ဇ္	0 %		- 유	2	2		:	
XRL A, Rr	(A)	Logical XOR contents of designated register with accumulator.	-		0	-	-	L	_	_	-	-			
XRL A, @ Rr	(A) ← (A) XOR ((Rr)) for r = 0-1	Logical XOR indirect the contents of data memory location with accumulator.	-	-	0	-	0	0	0	_	-	-			
Branch															
DJNZ Rr, addr	$(Rr) \leftarrow (Rr) - 1; r = 0-7$ f(Rr) = 0; $(PC_0-PC_7) \leftarrow addr$	Decrement the specified register and test contents.	1 a ₇	- &	- &	94 94	- g	r a2	<u>~</u> Æ	- 0g	2	2			
JBb addr	$(PC_0-PC_7) \leftarrow$ addr if $B_b = 1$ $(PC) \leftarrow (PC) + 2$ if $B_b = 0$	Jump to specified address if accumulator bit is set.	b ₂	а 9	9. S	- 4g	0 %	0 35	- હ	o &	2	2			
JC addr	$(PC_0-PC_7) \leftarrow addr \ if \ C = 1$ $(PC) \leftarrow (PC) + 2 \ if \ C = 0$	Jump to specified address if carry flag is set.	1 a ₇	- 9e	+ £	₽	0 %	42 42	- 2	o &	2	2			
JF0 addr	$(PC_0-PC_7) \stackrel{\text{d-}}{=} addr \text{ if } F0 = 1$ $(PC) \stackrel{\text{d-}}{=} (PC) + 2 \text{ if } F0 = 0$	Jump to specified address if flag F0 is set.	1 97	0 %	~ રૈં	- 45	93 0	- ²	- Æ	o &	2	7			
JF1 addr	$(PC_0-PC_7) \leftarrow addr \text{ if } F1 = 1$ $(PC) \leftarrow (PC) + 2 \text{ if } F1 = 0$	Jump to specified address if flag F1 is set.	97	- %	- æ	- 4	93.0	- g	- E	o &	2	2			
JMP addr	$(PC_8-PC_{10}) \leftarrow (addr_8-addr_{10})$ $(PC_{10}-PC_7) \leftarrow (addr_0-addr_7)$ $(PC_{11}) \leftarrow DBF$	Direct jump to specified address within the 2K address block.	a10 a7	ag a6	a8 a5	0 g	a ₃	1 a ₂	a, 0	a ₀	2	2			
JMPP @ A	$(PC_0-PC_7) \leftarrow ((A))$	Jump indirect to specified address with address page.		0	-	-	0	0	-	-	2	-			
JNC addr	$(PC_0-PC_7) \leftarrow addr \text{ if } C = 0$ $(PC) \leftarrow (PC) + 2 \text{ if } C = 1$	Jump to specified address if carry flag is low.	1 a ₇	- %	~ ზ	o &	0 83	- a ₂		o (g	5	2			
₩W.I	$(PC_0 - PC_7) \leftarrow addr \ if \ i = 0$ $(PC) \leftarrow (PC) + 2 \ if \ i = 1$	Jump to specified address if interrupt is low.	1 42	0 %	0 %	0 %	၀ ဗွ	1 a ₂	- E	o &	2	2			
oata:	$(PC_0-PC_7) \leftarrow addr \text{ if } T0 = 0$ $(PC) \leftarrow (PC) + 2 \text{ if } T0 = 1$	Jump to specified address if test 0 is low.	0 a ₇	0 %	± &	0 g	0 %	- g	- - Е	o &	2	2			
Sheet addr	$(PC_0-PC_7) \leftarrow addr \text{ if } T1 = 0$ $(PC) \leftarrow (PC) + 2 \text{ if } T1 = 1$	Jump to specified address if test 1 is low.	0 a ₇	- 8	0 %	0 %	ဝမ္မ	- a ₂	- E	o &	2	2			
J.C.	$(PC_0-PC_7) \leftarrow addr \text{ if } A = 0$ $(PC) \leftarrow (PC) + 2 \text{ if } A = 1$	Jump to specified address if accumulator is non-zero.	1 a ₇	0 %	O %	- 2	0 %	1 32	- F	o &	2	2			
addr addr	$(PC_0 - PC_7) \leftarrow addr \text{ if TF} = 1$ $(PC) \leftarrow (PC) + 2 \text{ if TF} = 0$	Jump to specified address if timer flag is set to 1.	0 a ₇	98 96	0 a5	- a	93 33	1 a2	1 a ₁	0 a ₀	2	2			

y w. balg sheet4U.com

Mnemonic Function Branch (cont) PC0-PC7) ← addr if T0 = 1 JT0 addr (PC) ← (PC) + 2 if T0 = 0 JT1 addr (PC0-PC7) ← addr if T1 = 1 (PC) ← (PC) ← 2 if T1 = 0 JZ addr (PC) ← (PC) ← 2 if T1 = 0 JZ addr (PC) ← (PC) ← 2 if T1 = 0 DIS I EN I POS ← (PC) + 2 if A = 1 EN I POS ← (PC) + 2 if A = 1 EN I POS ← (PC) + 2 if A = 1 EN I POS ← (PC) + 2 if A = 1 SEL MBI (DBF) ← 0 SEL MBI (BS) ← 0 SEL RBI (A) ← data	Description Jump to specified address if test 0 is a 1.	6	ځ				ı					L	
PORT) (PC ₀ -PC ₇) addr (PC ₀ -PC ₇) -	Jump to specified address if test 0 is a 1.	-	3	č	4	2	20	o o	Cycles	Bytes	ပ	AC FO	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Jump to specified address if test 0 is a 1.		ļ										
$(PC_{0}-PC_{7}) \leftarrow addt \\ (PC_{0} \leftarrow (PC_{7}) + addt \\ (PC_{0} \leftarrow (PC_{7}) + addr \\ (PC_{7}) \leftarrow (PC_{7}) + 2 if \\ (PC_{7}) \leftarrow (PC_{7}) $		0 a ₇	0 %	- as	1 4 ₄	, 33 ,	- g	a - 6	2	2			
(PC ₀ -PC ₇) ← adda (PC) ← (PC) + 2 if (PB) ← 0 (DBF) ← 1 (BB) ← 1 (BS) ← 1 (BS) ← 1 (BS) ← 1 (BS) ← 1 (BS) ← 1	Jump to specified address if test 1 is a 1.	0 7a	- %	0 %	- 4g	0 %	- 2g	9 -	2	2			
ess data	Jump to specified address if accumulator is 0.	1 4	- ag	9.5				1 0 a ₁ a ₀	2	2			
S88						ĺ							
ess data	Enable the external interrupt input.	0	0	0	0	0	_	0 1	-	-			
K B8	Disable the external interrupt input.	0	0	0	-	0		0	-	-			
BS data	Enable the clock output pin T0.	0	-	-	-	0	_	0	-	-			
(DB) (BS) (BS) (BS) (BS) (BS) (BS) (BS) (B	Select bank 0 (locations 0-2047) of program memory.	-	-	-	0	0	_	0	-	-			
(BS (BS 88 (BS	Select bank 1 (locations 2048-4095) of program memory.	-	-	-	-	0		0	-	-			
(BS	Select bank 0 (locations 0-7) of data memory.	-	-	0	0	0	1	0 1	-	1			
ata (A)	Select bank 1 (locations 24-31) of data memory.	-	-	0	-	0	1	0 1	1	1			
Æ													
	Move immediate the specified data into the accumulator.	9 0	ဝမ္	- &	0 1 2	0 & 0	o &	- p	2 0	2			
MOV A, Rr (A) \leftarrow (Rr); r = 0-7	Move the contents of the designated registers into the accumulator.	-	-	-	-	-	_	_	-	-			
MOV A, @ Rr (A) ← ((Rr)); r = 0-1	Move indirect the contents of data memory location into the accumulator.	-	-	-	-	0	0	0	-	-			
MOV A, PSW (A) ← (PSW)	Move contents of the program status word into the accumulator.	-	-	0	0	0	-	-	-	-			
MOV Rr, # data (Rr) ← data; r = 0-7	Move immediate the specified data into the designated register.	- 4	0 %	- 윤	- 4p	- £	- ²	- 2	. 2	2			
MOV Rr, A (Rr) \leftarrow (A); r = 0-7	Move accumulator contents into the designated register.	-	0	-	0	-	_			-	!		
MOV @ Rr, A ((Rr)) ← (A); r = 0-1	Move indirect accumulator contents into data memory location.	-	0	-	0	0	0	0	-	-			
MOV @ Rr, ((Rr)) ← data; r = 0-1 # data	Move immediate the specified data into data memory.	4	၀ မွ	- &	- \$	o နှ	0 20 0 7	0 d- do	2 0	2			
PSW, A (PSW) ← (A)	Move contents of accumulator into the program status word.	-	-	0	-	0	-	-	-	-			
Mar A, @ A $(PC_0-PC_7) \leftarrow (A)$ $(A) \leftarrow ((PC))$	Move data in the current page into the accumulator.	-	0		0	0	0	-	2	-			
MOP 3 A. @ A $(PC_0 - PC_7) \leftarrow (A)$ $(PC_8 - PC_{10}) \leftarrow 011$ $(A) \leftarrow ((PC))$	Move program data in page 3 into the accumulator.	-	-	-	0	0	0	-	2	-			



Instruction	Instruction Set (cont)			ļ								-	Flads	۱.	ı
	E .		d	ءُ ا		Operation Code	á	ď	á	Cycles	Bytes	ပ	¥		E
Mnemonic	Function	Description				1	1	1							
Data Moves (cont)	t)		Ì	1	1		٦	٦	١.	,	-		İ		
MOVX A, @ R	(A) \leftarrow ((Rr)); $r = 0-1$	Move indirect the contents of external data memory into the accumulator.	-	o	5	1	-	>	-	, ,	- ,			1	1
MOVX @ R, A	$((Rr)) \leftarrow (A); r = 0-1$	Move indirect the contents of the accumulator into external data memory.	-	0	_	0	0	0	_	2	-	ļ			1
70 4 100	7 0 - 2 (00) - 7 (0)	Exchange the accumulator and designated register's contents.	0	0	0	-	-	_	7	-	-				1
XCH A, @ Rr	(A) \leftarrow ((Rr)); $r = 0-1$	Exchange indirect contents of accumulator and location in data memory.	0	0	0	0	0	0	_	-	-	1		ļ	-
XCHD A. @ Rr	$(A_0-A_3) \leftarrow ((Rr))_0-((Rr))_3$: r = 0-1	Exchange indirect 4-bit contents of accumulator and data memory.	0			_	0	0	_	-	-				1
Flags	2			Ì		1			1			1			1
CPL C	(C) NOT (C)	Complement contents of carry bit.	-	0	_	0 0	-	-	-	-	-	•			
GPI FO	(F0) ← NOT (F0)	Complement contents of flag F0.	-	0	. 0	0	-	0	-	-	-	ļ	Ì	•	1
2 d	(F1) - NOT (F1)	Complement contents of flag F1.	-	0	_	1 0	1	0	-	-	-				•
7817	(c) + (d)	Clear contents of carry bit to 0.	-	0	0	1 0	-	-	-	-	-	•			
CI B EO	(5) ÷ (EI)	Clear contents of flag 0 to 0.	-	0	0	0 0	_	0	-	-	-			•	-
CLN 10	(10)	Clear contents of flag 1 to 0.	-	0	-	0	-	0	-	-	-	ļ			•
Innut/Outnut	0 (11)	Section makes													١
ANL BUS,	(bus) (bus) AND data	Logical AND immediate specified data with contents of bus.	- 4	ა მ	0 ft 0	1 d4 d3	م م م	o &	၀ မိ	2	7				ļ
ANL Pp.	(Pp) ← (Pp) AND data	Logical AND immediate specified data with designated	- £	0 8	0 4	 5	0 - 5 - 5	σĐ	o ₽	2	2				
# data	p = 1-2	poli(i or 2).				-			` °	2	-				
ANLD Pp, A	(Pp) \leftarrow (Pp) AND (A ₀ -A ₃); p = 4-7	Logical AND contents of accumulator with designated port (4–7).	-	-	_		ļ		2	.	.			ļ	
IN A, Pp	(A) \leftarrow (Pp); p = 1-2	Input data from designated port (1-2) into accumulator.	0	0		0	0		a.	2	-				
INS A, BUS	(A) ← (bus)	Input strobed bus data into accumulator.	0	0		0	0		0	2 0	-	Ì			-
A OVD A. Pp	$(A_0-A_3) \leftarrow (Pp); p = 4-7$ $(A_4-A_7) \leftarrow 0$	Move contents of designated port (4-7) into accumulator.	0			0	_	۵	İ	7	_ ,		ļ		1
A OVD Pp. A	(Pp) \leftarrow (A ₀ -A ₃); p = 4-7	Move contents of accumulator to designated port (4-7).	0	0	_	_		-	ļ		-			l	ļ
SBRL BUS,	(bus) ← (bus) OR data	Logical OR immediate specified data with contents of bus.	1 42	၀ ဗိ	o ds	0 p	d ₃ d ₂	- 2 - 4	o 용		7			1	
A .cd Olly Pie	(Pp) \leftarrow (Pp) OR (A ₀ -A ₃); p = 4-7	Logical OR contents of accumulator with designated port (4-7).	-	0	0	0	_	۵			-				
03.U.B.	(Pp) ← (Pp) OR data	Logical OR immediate specified data with designated port (1-2).	ا م	ი მ	o နိ	0 2	- g - g	0 գշ գ	a 용	2	7				
OUTL BUS. A	(bus) ← (A)	Output contents of accumulator onto bus.	0	0	0	0		0	0	2	-	ŀ		١	-
	$(Pp) \leftarrow (A); p = 1-2$	Output contents of accumulator to designated port (1-2).	0		-	_		0	۵	2	-				

www.DathSheet4U.com

					٦	Oneration Code	Code						Flags	
Mnemonic	Function	Description	D,	å	ဝိ	4	ءً	D2	4	Č	Do Cycles Bytes) Se	¥	F0
Subroutine												١		-
Registers														
DEC Rr (Rr)	$(Rr) \leftarrow (Rr) - 1; r = 0-7$	Decrement by 1 contents of designated register.	-	-	0	0	-	_		_	-	_		
INC Rr	$(Rr) \leftarrow (Rr) + 1; r = 0-7$	Increment by 1 contents of designated register.	0	0	0	-	-	_	_	_	_			
INC @ Rr	$((Rr)) \leftarrow ((Rr)) + 1;$ r = 0-1	Increment indirect by 1 the contents of data memory location.	0	0	0	-	0	0	0			_		
CALL addr	((SP)) ← (PC). (PSW ₄ −PSW ₇). (SP) ← (SP) + 1 (PC ₈ −PC ₁₀) ← (addr ₈ −addr ₁₀) (PC ₀ −PC ₇) ← (addr ₀ −addr ₇) (PC ₁₁) ← DBF	Call designated subroutine.	a10 a7	98 90	a5 85	34	33 0	a ₂	O 42	0g 0g	2	5		
RET	$(SP) \leftarrow (SP) = 1$ $(PC) \leftarrow ((SP))$	Return from subroutine without restoring program status word.	1	0	0	0	0	0	-	_	2	_		
RETR	$(SP) \leftarrow (SP) = 1$ $(PC) \leftarrow ((SP))$ $(PSW_4 - PSW_7) \leftarrow ((SP))$	Return from subroutine restoring program status word.		0	0	-	0	0	-	_	2	_		ļ
Timer / Counter											1			-
EN TCNT!		Enable internal interrupt flag for timer / counter output.	0	0	-	0	0	-	0	_	-	_		
DIS TCNT!		Disable internal interrupt flag for timer / counter output.	0	0	-	-	0	-	0	_	_	_		
MOV A, T	(A) ← (T)	Move contents of timer / counter into accumulator.	0	-	0	0	0	0	-	0	_	_		
MOV T, A	(T) ← (A)	Move contents of accumulator into timer / counter.	0	-	-	0	0	0	-	0		_	į	
STOP TCNT		Stop count for event counter.	0	-	-	0	0	-	0	_	_	_		
STRT CNT		Start count for event counter.	0	-	0	0	0	-	0	_	_	_		
STRT T		Start count for timer.	0	-	9	-	0	-		-	_	_		
Miscellaneous				Į										- [
NOP		No operation performed.	0	٥	٥	0	٥	٥	٥		_	_		
104														

(1) Operation code designations rand p form the binary representation of the registers and ports involved.

(2) The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.

An elecences to the address and data are specified in bytes 2 and/or 1 of the instruction.

An numerical subscripts appearing in the function column reference the specific bits affected.

The numerical subscripts appearing in the function of the bus remains an output port until either device is reset or a MOVX instruction is excecuted.




Instruction Set Symbol Definitions


Symbol	Description
A	Accumulator
AC	Auxiliary carry flag
addr	Program memory address (12 bits)
B _b	Bit designator (b = 0−7)
BS	Bank switch
BUS	Bus port
С	Carry flag
CLK	Clock signal
CNT	Event counter
D	Nibble designator (4 bits)
data	Number of expression (8 bits)
DBF	Memory bank flip-flop
F0, F1	Flags 0, 1
1	Interrupt
P	"In-page" operation designator
Рр	Port designator (p=1, 2 or 4-7)
PSW	Program status word
Rr	Register designator (r = 0, 1 or 0-7)
SP	Stack pointer
Т	Timer
TF	Timer flag
T0, T1	Testable flags 0, 1
X	External RAM
#	Prefix for Immediate data
@	Prefix for indirect address
\$	Program counter's current value
(x)	Contents of external RAM location
((x))	Contents of memory location addressed by the contents of external RAM location
←	Replaced by
AND	Logical product (logical AND)
OR	Logical sum (logical OR)
XOR	Exclusive-OR

Operating Characteristics

Bus Output High Voltage vs. Source Current



Port P1 & P2 Output High Voltage vs. Source Current



Bus Output Low Voltage vs. Sink Current

