

16K Military

X2816BM

2048 x 8 Bit

Electrically Erasable PROM

FEATURES

- 250 ns Access Time
- High Performance Advanced NMOS Technology
- Fast Write Cycle Times
 - -16-Byte Page Write Operation
 - -Byte or Page Write Cycle: 5 ms Typical
 - —Complete Memory Rewrite: 640 ms Typical
 - --- Effective Byte Write Cycle Time of 300 μ s Typical
- DATA Polling
 - -Allows User to Minimize Write Cycle Time
- Simple Byte and Page Write
 - -Single TTL Level WE Signal
 - -Internally Latched Address and Data
 - -Automatic Write Timing
- JEDEC Approved Byte-Wide Pinout


DESCRIPTION

The Xicor X2816B is a 2K x 8 E²PROM, fabricated with an advanced, high performance N-channel floating gate MOS technology. Like all Xicor programmable nonvolatile memories it is a 5V only device. The X2816B features the JEDEC approved pinout for bytewide memories, compatible with industry standard RAMs, ROMs and EPROMs.

The X2816B supports a 16-byte page write operation, typically providing a 300 μs /byte write cycle, enabling the entire memory to be written in less than 640 ms. The X2816B also features \overline{DATA} Polling, a system software support scheme used to indicate the early completion of a write cycle.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 100 years.


PIN CONFIGURATIONS



PIN NAMES

A ₀ -A ₁₀	Address Inputs
A ₀ -A ₁₀ I/O ₀ -I/O ₇	Data Input/Output
WE	Write Enable
CE	Chip Enable
ŌĒ	Output Enable
V _{CC}	+ 5V
VSS	Ground
NC	No Connect

FUNCTIONAL DIAGRAM



May 1987

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	65°C to +135°C
Storage Temperature	65°C to +150°C
Voltage on any Pin with Respect to Ground	
Respect to Ground	
D.C. Output Current	5 IIIA
Load Tomporature	
(Soldering, 10 Seconds)	300°C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. OPERATING CHARACTERISTICS

 $T_A = -55$ °C to +125°C, $V_{CC} = +5V \pm 10$ %, unless otherwise specified.

			Limits			Test Conditions	
Symbol	Parameter	Min.	Typ.(1)	Max.	Units		
lcc	V _{CC} Current (Active)		80	140	mA	$\overline{CE} = \overline{OE} = V_{IL}$ All I/O's = Open Other Inputs = V_{CC}	
I _{SB}	V _{CC} Current (Standby)		45	70	mA	CE = V _{IH} , OE = V _{IL} All I/O's = Open Other Inputs = V _{CC}	
<u> </u>	Input Leakage Current			10	μΑ	$V_{IN} = GND \text{ to } V_{CC}$	
I _{LI}	Output Leakage Current			10	μΑ	$V_{OUT} = GND \text{ to } V_{CC}, \overline{CE} = V_{IH}$	
V _{IL}	Input Low Voltage	-1.0		0.8	V		
VIH	Input High Voltage	2.0		V _{CC} + 1.0	٧		
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 2.1 mA	
VOH	Output High Voltage	2.4	1		V	$I_{OH} = -400 \mu\text{A}$	

TYPICAL POWER-UP TIMING

Parameter	Typ.(1)	<u>Units</u>
Power-Up to Read Operation	1	ms
Power-Up to Write Operation	5	ms
	Power-Up to Read Operation	Power-Up to Read Operation 1

$\textbf{CAPACITANCE} \quad T_{A} \,=\, 25^{\circ}\text{C}, \, f \,=\, 1.0 \,\, \text{MHz}, \, V_{CC} \,=\, 5\text{V}$

Symbol	Test	Max.	Units	Conditions
C _{I/O} (2)	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C _{IN} (2)	Input Capacitance	6	pF	$V_{1N} = 0V$

A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	1.5V
Output Load	1 TTL Gate and C _L = 100 pF

MODE SELECTION

CE	ŌĒ	WE	Mode	1/0	Power
L	L	Н	Read	D _{OUT}	Active
L	Н	L	Write	D _{IN}	Active
Н	х	х	Standby and Write Inhibit	High Z	Standby
X	L	X	Write Inhibit		
X	X	Н	Write Inhibit		

Notes: (1) Typical values are for T_A = 25°C and nominal supply voltage.

(2) This parameter is periodically sampled and not 100% tested.


A.C. CHARACTERISTICS

 $T_A = -55$ °C to +125°C, $V_{CC} = +5V \pm 10$ %, unless otherwise specified.

Read Cycle Limits

Combal	Parameter	X2816BM-25		-25 X2816BM		Units		
Symbol	rai amete:	Min.	Max.	Min.	Max.			
t _{RC}	Read Cycle Time	250		300		ns		
t _{CE} Chip Enable Access Time			250		300	ns		
t _{AA}	AA Address Access Time				250		300	ns
toe						100		100
t _{LZ}	Chip Enable to Output in Low Z	10		10		ns		
t _{HZ} (3)	Chip Disable to Output in High Z	10	60	10	80	ns		
tolz	Output Enable to Output in Low Z	10		10		ns		
tonz(3)	Output Disable to Output in High Z	10	60	10	80	ns		
t _{OH}	Output Hold from Address Change	10		10		ns		

Read Cycle




Note: (3) t_{HZ} and t_{OHZ} are measured from the point when $\overline{\text{CE}}$ or $\overline{\text{OE}}$ return high (whichever occurs first) to the time when the outputs are no longer driven.

Write Cycle Limits


Symbol	Parameter	Min.	Typ.(4)	Max.	Units
twc	Write Cycle Time		5	10	ms
tas	Address Setup Time	10			ns
t _{AH}	Address Hold Time	150			ns
t _{CS}	Write Setup Time	0			ns
t _{CH}	Write Hold Time	0			ns
tcw	CE Pulse Width	150			ns
toes	OE High Setup Time	10			ns
[‡] OEH	OE High Hold Time	10			ns
twp	WE Pulse Width	150			ns
twpH	WE High Recovery	50			ns
t _{DV}	Data Valid			300	ns
t _{DS}	Data Setup	100			ns
t _{DH}	Data Hold	15			ns
t _{DW}	Delay to Next Write	500			μs
t _{BLC}	Byte Load Cycle	3		20	μs

WE Controlled Write Cycle




Note: (4) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

CE Controlled Write Cycle




Page Mode Write Cycle



TO LETTE

DATA Polling Timing Diagram



PIN DESCRIPTIONS

Addresses (A₀-A₁₀)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{\text{CE}}$ is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X2816B through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X2816B.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HiGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X2816B supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X2816B allows the entire memory to be typically written in 640 ms. Page write allows two to sixteen bytes of data to be consecutively written to the X2816B prior to the commencement of the internal programming cycle. Although the host system may read data from any location in the system to transfer to the X2816B, the destination page address of the X2816B should be the same on each subsequent strobe of the WE and CE inputs. That is, A4

through A_{10} must be the same for each transfer of data to the X2816B during a page write cycle.

The page write mode can be entered during any write operation. Following the initial byte write cycle, the host can write an additional one to fifteen bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 20 μs of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 20 μs , the internal automatic programming cycle will commence. There is no page write window limitation. The page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 20 μs .

DATA Polling

The X2816B features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the X2816B, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data.

WRITE PROTECTION

There are three features that protect the nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse of less than 20 ns will not initiate a write cycle.
- V_{CC} Sense—All functions are inhibited when V_{CC} is ≤3V, typically.
- Write Inhibit—Holding either OE LOW, WE HIGH or CE HIGH during power-on and power-off, will inhibit inadvertent writes.

ENDURANCE

Xicor E²PROMs are designed and tested for applications requiring extended endurance. The process average for endurance of Xicor E²PROMs is approximately ½ million cycles, as documented in RR504, the *Xicor Reliability Report on Endurance*. Included in that report is a method for determining the expected endurance of the device based upon the specific application environment. RR504 and additional reliability reports are available from Xicor.

SYSTEM CONSIDERATIONS

Because the X2816B is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X2816B has two power modes, standby and active, proper decoupling of the memory array is of


prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μF high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.


SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
<i>m</i>	May change	Will change
	from Low to High	from Low to High
	May change from High to	Will change from High to
	Low	Low
XXXXX	Don't Care:	Changing: State Not
	Changes Allowed	Known
	N/A	Center Line is High
	17.0	Impedance


Normalized Active Supply Current vs. Ambient Temperature



Normalized Standby Supply Current vs. Ambient Temperature



Normalized Access Time vs. Ambient Temperature



NOTES

16K

Mil-Std-883C

X2816BMB

2048 x 8 Bit

Electrically Erasable PROM

A.C. AND D.C. REQUIREMENTS FOR CHIP ERASE The X2816BMB provides a mode of operation that erases the entire contents of the memory in one write cycle. This mode is entered by raising $\overline{\text{OE}}$ to between +20V and +22V, placing all I/Os at V_{IH} and performing a standard write operation. The erasure will be completed in 10 ms.

With the exception of V_{OE} , all device A.C. and D.C. parameters are the same as those for normal operation.

The chip erase operation is only guaranteed on Mil-Std-883C product.


A.C. CHIP ERASE CHARACTERISTICS

		Lir	nits	Units
Symbol	Parameter	Min.	Max.	Onits
t _{CS}	t _{CS} CE to WE Setup Time			ns
t _{DSW}	Data to WE Setup Time	10		ns
t _{DH}	Data Hold Time	50		ns
t _{WP}	Write Pulse Width	175		ns
t _{CH}	CE Hold Time	50		ns
tos	V _{OE} Setup Time	10		ns
toeh	V _{OE} Hold Time	10		ns
twc	Write Cycle Time		10	ms

D.C. CHARACTERISTIC FOR VOE

		B	Limits		Units	Note
	Symbol	Parameter	Min.	Max.	Units	Hote
	V _{OE}	OE Chip Erase Voltage	+ 20	+ 22	V	$I_{OE} = 10 \mu\text{A}$

Chip Erase Cycle



May 1987