INTRODUCTION

The 8051 is the original member of the MCS®-51 family, and is the core for all MCS-51 devices. The features of the 8051 core are:

- 8-bit CPU optimized for control applications
- Extensive Boolean processing (single-bit logic) capabilities
- 64K Program Memory address space
- 64K Data Memory address space
- 4K bytes of on-chip Program Memory
- 128 bytes of on-chip Data RAM
- 32 bidirectional and individually addressable I/O lines
- Two 16-bit timer/counters
- Full duplex UART
- 6-source/5-vector interrupt structure with two priority levels
- On-chip clock oscillator

The basic architectural structure of this 8051 core is shown in Figure 1.




Figure 1. Block Diagram of the 8051 Core

able 1. The MCS* 51 Family of Microcontrollers

				able 1.	I ne MC		amily or	lable 1. The MCS 51 Family of Microcontrollers	trollers						
DEVICE	ROM/EPROM (bytes)	Register RAM	Speed (MHz)	Vo Pins	Timer/ Counters	UART	Interrupt Sources	PCA Channels	A/D Channels	SEP	285	DMA	Fock Bits	Power Down	$\overline{}$
		(bytes)													-
8051 Product Line	t Line														т-
8031AH	ROMLESS	128	12	35	2	-	2	0	0	0	0	0		•	_
8051AH	4K HOM	128	12	35	2	-	5	0	0	0	0	٥	0		_
8051AHP	4K ROM	128	12	35	2	•	2	0	0	0	0	٥	۵		1
8751H	4K EPROM	128	12	8	2	-	ည	0	0	0	0	0	-		1
8751BH	4K EPROM	128	12	32	2	-	5	0	0	0	0	0	7		_
8052 Product Line	t Line														
8032AH	ROMLESS	256	12	32	က	-	9	0	0	0	0	0			
8052AH	8K ROM	526	12	35	3	-	9	0	0	0	0	0	0		Τ
8752BH	8K EPROM	256	12	32	3	1	9	0	0	0	0	0	2		_
80C51 Product Line	ict Line														_
80C31BH	ROMLESS	128	12,16	32	2	-	ro	0	0	0	0	0		Yes	_
80C51BH	4K ROM	128	12,16	35	2	-	s,	0	0	0	0	0	0	Yes	_
80C51BHP	4K ROM	128	12,16	35	2	1	5	0	0	0	0	0	۵	Yes	_
87C51	4K EPROM	128	12,16,20,24	32	5	-	co.	0	0	0	0	0	9	Yes	
8XC52/54/58 Product Line	Product Line		-												_
80C32	ROMLESS	256	12,16,20,24	32	က	-	9	0	0	0	0	0		Yes	$\overline{}$
BOC 52	WCG X8	956	10 16 20 24	99	c	-	ď	c	c		c		*	20%	_
2000	5	903	12,10,20,24	y S	,	-	Ď	>	>	>	>	>	_	S81	_
87C52	8K EPROM	526	12,16,20,24 i	8	ო	-	9	0	0	0	0	0	က	Yes	
80C54	16K ROM	256	12,16,20,24	88	က	-	9	0	0	0	0	0	-	Yes	_
87C54	16K EPROM	256	12,16,20,24	35	6	-	9	0	0	0	0	0	8	Yes	
80C58	32K ROM	256	12,16,20,24	없	8	-	9	0	0	0	0	0	-	Yes	_
87C58	32K EPROM	256	12,16,20,24	33	9	-	ø	0	0	0	0	0	က	Yes	_
8XL52/54/58 Product Line	Product Line														_
80L52	8K HOM	256	12,16,20*	8	၈	-	9	0	0	0	0	0	-	Yes	_
871.52	8K OTP ROM	526	12,16,20*	35	3	-	9	0	0	0	0	0	၉	Yes	
80L54	18K ROM	256	12,16,20*	8	ဗ	-	9	0	0	0	0	0	-	Yes	_
87.154	16K OTP ROM	556	12,16,20*	32	3	-	9	0	0	0	0	0	3	Yes	_
801.58	32K HOM	256	12,16,20*	33	9	-	9	0	0	0	0	0	-	Yes	_
87L58	32K OTP ROM	526	12,16,20*	32	ო	_	9	0	0	0	0	0	က	Yes	_

Table 1. The MCS* 51 Family of Microcontrollers

DEVICE	ROM/FPROM	Recister	Speed	8	Timer/	UART	Interrupt	PCA	SS.	SEP	GSC	DMA	Lock	Power Down
	(bytes)	RAM	(MHz)	erig e	Counters		Sources	Channels	Channels			Channels	Bits	& Idle Modes
8XC51FA/FB/	8XC51FA/FB/FC Product Line	(D) (D)												
80C51FA	ROMLESS	256	12,16	35	ო	-	7	က	0	0	0	0		Yes
83C51FA	BK ROM	256	12.16	33	က	-	7	ഹ	0	0	0	0	0	Yes
87C51FA	8K EPROM	256	12,16,20,24	8	က	-	7	ß	0	•	•	0	ო	Yes
83C51FB	16K ROM	256	12,16,20,24	32	6	-	7	വ	0	0	0	0	-	Yes
87C51FB	16K EPROM	256	12,16,20,24	32	8	-	7	22	0	0	0	0	ဇ	Yes
83C51FC	32K ROM	256	12,16,20,24	32	3	-	7	ĸ	0	0	0	0	1	Yes
87C51FC	32K EPROM	256	12,16,20,24	32	3	-	7	က	0	0	0	0	က	Yes
RXI 51FA/FRA	AXI 51EA/EB/EC Product Line													
ROI 51FA	ROMLESS	256	12.16.20*	88	3	-	7	2	0	0	0	0	•	Yes
83L51FA	BK ROM	256	12,16,20*	32	3	-	7	2	0	0	0	0	-	Yes
87L51FA	8K OTP ROM	256	12,16,20*	35	3	-	7	2	0	0	0	0	က	Yes
83L51FB	16K ROM	256	12,16,20*	8	က	-	7	က	0	0	0	0	- 0	Yes
87L51FB	16K OTP ROM	256	12,16,20*	8	က	-	7	2	0	0	0	0	,	Yes
83L51FC	32K ROM	256	12,16,20*	35	၉	-	7	S	5	ه د	0	0	- 6	Tes
87L51FC	32K OTP ROM	256	12,16,20*	ဗ္ဗ	3	-	7	2	0	0	9	0	3	Yes
8XC51GX Product Line	duct Line													
80C51GB	HOMLESS	256	12,16	89	က	-	5	9	80	-	ه د	0		Yes
83C51GB	8K ROM	256	12,16	48	က	-	15	9	20 0	-	,	0	-	Sa C
87C51GB	8K EPROM	256	12,16	48	၈	-	15	10	8	-		9	2	res
8XC152 Product Line	uct Line*													
80C152JA	ROMLESS	256	16.5	40	2	-	Ŧ	0	٥	-	-	N		Yes
80C152JB	ROMLESS	256	16.5	28	2	-	=	0	0	-	-	O		Yes
83C152JA	8K ROM	256	16.5	40	2	-	=	0	0	-	-	7	٥	Yes
8XC51SL Product Line*	duct Line*													
80C51SL-BG	ROMLESS	256	16	24	7	-	5	0	4	0	-	0		Yes
81C51SL-BG	8K *ROM	256	16	24	7	-	đ	0	4	0	-	0	0	Yes
83C51SL-BG	BK ROM	256	16	24	7	-	9	0	4	0	-	0	0	Yes
80C51SLAH	ROMLESS	256	16	24	7	_	10	0	4	0	-	0	. ,	Yes
81C51SLAH	16K *ROM	256	16	24	2	-	9	0	4	0	-	0	0	Yes
83C51SLAH	16K ROM	256	16	24	7	-	5	0	4	0	_	0	٥,	Yes
87C51SLAH	16K EPROM	526	91	24	2	-	9	٥	4	0	-	0	9	Yes
80C51SLAL	ROMLESS	256	16	24	7	-	10	0	4	0	-	0	.	Yes
81C51SLAL	16K *ROM	256	16	54	7	-	9	0	4	0	-	0	0	Yes
83051St Al	16K ROM	256	16	24	8	-	9	0	4	0	-	0	0	Yes
87C51SLAL	16K EPROM	256	16	22	7	-	10	0	4	0	-	0	٥	Yes
	(Softed) MOdday, Mod attorned	•	- SuetamS	System Soft Standard BIOS	# BIOS									
Sound (Affilia):	(earling) Manual			temat-on	v coeration									
Speed (Miliz).		, c		allable for	Commercal	Temper	20MHz Available for Commerical Temperature Range Only	Only						

1-5

20MHz Available for Commerical Temperature Range Only 1 Lock Bit for 20MHz & 24MHz parts, no Lock Bit for 12 & 16MHz parts Program verification disabled, external memory access limited to 4K Communication Controller Keyboard Controller






Figure 2. MCS®-51 Memory Structure

CHMOS Devices

Functionally, the CHMOS devices (designated with "C" in the middle of the device name) are all fully compatible with the 8051, but being CMOS, draw less current than an HMOS counterpart. To further exploit the power savings available in CMOS circuitry, two reduced power modes are added:

- Software-invoked Idle Mode, during which the CPU
 is turned off while the RAM and other on-chip
 peripherals continue operating. In this mode, current draw is reduced to about 15% of the current
 drawn when the device is fully active.
- Software-invoked Power Down Mode, during which all on-chip activities are suspended. The on-chip RAM continues to hold its data. In this mode the device typically draws less than 10 μA.

Although the 80C51BH is functionally compatible with its HMOS counterpart, specific differences between the two types of devices must be considered in the design of an application circuit if one wishes to ensure complete interchangeability between the HMOS and CHMOS devices. These considerations are discussed in the Application Note AP-252, "Designing with the 80C51BH".

For more information on the individual devices and features listed in Table 1, refer to the Hardware Descriptions and Data Sheets of the specific device.

MEMORY ORGANIZATION IN MCS®-51 DEVICES

Logical Separation of Program and Data Memory

All MCS-51 devices have separate address spaces for Program and Data Memory, as shown in Figure 2. The logical separation of Program and Data Memory allows the Data Memory to be accessed by 8-bit addresses, which can be more quickly stored and manipulated by an 8-bit CPU. Nevertheless, 16-bit Data Memory addresses can also be generated through the DPTR register.

Program Memory can only be read, not written to. There can be up to 64K bytes of Program Memory. In the ROM and EPROM versions of these devices the lowest 4K, 8K or 16K bytes of Program Memory are provided on-chip. Refer to Table 1 for the amount of on-chip ROM (or EPROM) on each device. In the ROMless versions all Program Memory is external. The read strobe for external Program Memory is the signal PSEN (Program Store Enable).



Data Memory occupies a separate address space from Program Memory. Up to 64K bytes of external RAM can be addressed in the external Data Memory space. The CPU generates read and write signals, RD and WR, as needed during external Data Memory accesses.

External Program Memory and external Data Memory may be combined if desired by applying the \overline{RD} and \overline{PSEN} signals to the inputs of an AND gate and using the output of the gate as the read strobe to the external Program/Data memory.

Program Memory

Figure 3 shows a map of the lower part of the Program Memory. After reset, the CPU begins execution from location 0000H.

As shown in Figure 3, each interrupt is assigned a fixed location in Program Memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose Program Memory.




Figure 3. MCS®-51 Program Memory

The interrupt service locations are spaced at 8-byte intervals: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8-byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.

The lowest 4K (or 8K or 16K) bytes of Program Memory can be either in the on-chip ROM or in an external ROM. This selection is made by strapping the \overline{EA} (External Access) pin to either V_{CC} or V_{SS} .

In the 4K byte ROM devices, if the \overline{EA} pin is strapped to V_{CC} , then program fetches to addresses 0000H through 0FFFH are directed to the internal ROM. Program fetches to addresses 1000H through FFFFH are directed to external ROM.

In the 8K byte ROM devices, $\overline{EA} = V_{CC}$ selects addresses 0000H through 1FFFH to be internal, and addresses 2000H through FFFFH to be external.

In the 16K byte ROM devices, $\overline{EA} = V_{CC}$ selects addresses 0000H through 3FFFH to be internal, and addresses 4000H through FFFFH to be external.

If the \overline{EA} pin is strapped to V_{SS} , then all program fetches are directed to external ROM. The ROMless parts must have this pin externally strapped to V_{SS} to enable them to execute properly.

The read strobe to external ROM, PSEN, is used for all external program fetches. PSEN is not activated for internal program fetches.




Figure 4. Executing from External Program Memory

The hardware configuration for external program execution is shown in Figure 4. Note that 16 I/O lines (Ports 0 and 2) are dedicated to bus functions during external Program Memory fetches. Port 0 (P0 in Figure 4) serves as a multiplexed address/data bus. It emits the low byte of the Program Counter (PCL) as an address, and then goes into a float state awaiting the arrival of the code byte from the Program Memory. During the time that the low byte of the Program Counter is valid on P0, the signal ALE (Address Latch Enable) clocks this byte into an address latch. Meanwhile, Port 2 (P2 in Figure 4) emits the high byte of the Program Counter (PCH). Then PSEN strobes the EPROM and the code byte is read into the microcontroller.

Program Memory addresses are always 16 bits wide, even though the actual amount of Program Memory used may be less than 64K bytes. External program execution sacrifices two of the 8-bit ports, P0 and P2, to the function of addressing the Program Memory.

Data Memory

The right half of Figure 2 shows the internal and external Data Memory spaces available to the MCS-51 user.

Figure 5 shows a hardware configuration for accessing up to 2K bytes of external RAM. The CPU in this case is executing from internal ROM. Port 0 serves as a multiplexed address/data bus to the RAM, and 3 lines of Port 2 are being used to page the RAM. The CPU generates \overline{RD} and \overline{WR} signals as needed during external RAM accesses.




Figure 5. Accessing External Data Memory. If the Program Memory is Internal, the Other Bits of P2 are Available as I/O.

There can be up to 64K bytes of external Data Memory. External Data Memory addresses can be either 1 or 2 bytes wide. One-byte addresses are often used in conjunction with one or more other I/O lines to page the RAM, as shown in Figure 5. Two-byte addresses can also be used, in which case the high address byte is emitted at Port 2.




Figure 6. Internal Data Memory

Internal Data Memory is mapped in Figure 6. The memory space is shown divided into three blocks, which are generally referred to as the Lower 128, the Upper 128, and SFR space.

Internal Data Memory addresses are always one byte wide, which implies an address space of only 256 bytes. However, the addressing modes for internal RAM can in fact accommodate 384 bytes, using a simple trick. Direct addresses higher than 7FH access one memory space, and indirect addresses higher than 7FH access a different memory space. Thus Figure 6 shows the Upper 128 and SFR space occupying the same block of addresses, 80H through FFH, although they are physically separate entities.




Figure 7. The Lower 128 Bytes of Internal RAM

The Lower 128 bytes of RAM are present in all MCS-51 devices as mapped in Figure 7. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word (PSW) select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing.




Figure 8. The Upper 128 Bytes of Internal RAM




Figure 10. PSW (Program Status Word) Register in MCS®-51 Devices

The next 16 bytes above the register banks form a block of bit-addressable memory space. The MCS-51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the Lower 128 can be accessed by either direct or indirect addressing. The Upper 128 (Figure 8) can only be accessed by indirect addressing. The Upper 128 bytes of RAM are not implemented in the 8051, but are in the devices with 256 bytes of RAM. (See Table 1).

Figure 9 gives a brief look at the Special Function Register (SFR) space. SFRs include the Port latches, timers, peripheral controls, etc. These registers can only be accessed by direct addressing. In general, all MCS-51 microcontrollers have the same SFRs as the 8051, and at the same addresses in SFR space. However, enhancements to the 8051 have additional SFRs that are not present in the 8051, nor perhaps in other proliferations of the family.




Figure 9. SFR Space

Sixteen addresses in SFR space are both byte- and bitaddressable. The bit-addressable SFRs are those whose address ends in 000B. The bit addresses in this area are 80H through FFH.

THE MCS®-51 INSTRUCTION SET

All members of the MCS-51 family execute the same instruction set. The MCS-51 instruction set is optimized for 8-bit control applications. It provides a variety of fast addressing modes for accessing the internal RAM to facilitate byte operations on small data structures. The instruction set provides extensive support for one-bit variables as a separate data type, allowing direct bit manipulation in control and logic systems that require Boolean processing.

An overview of the MCS-51 instruction set is presented below, with a brief description of how certain instructions might be used. References to "the assembler" in this discussion are to Intel's MCS-51 Macro Assembler, ASM51. More detailed information on the instruction set can be found in the MCS-51 Macro Assembler User's Guide (Order No. 9800937 for ISIS Systems, Order No. 122752 for DOS Systems).

Program Status Word

The Program Status Word (PSW) contains several status bits that reflect the current state of the CPU. The PSW, shown in Figure 10, resides in SFR space. It contains the Carry bit, the Auxiliary Carry (for BCD operations), the two register bank select bits, the Overflow flag, a Parity bit, and two user-definable status flags.

The Carry bit, other than serving the functions of a Carry bit in arithmetic operations, also serves as the "Accumulator" for a number of Boolean operations.



The bits RS0 and RS1 are used to select one of the four register banks shown in Figure 7. A number of instructions refer to these RAM locations as R0 through R7. The selection of which of the four banks is being referred to is made on the basis of the bits RS0 and RS1 at execution time.

The Parity bit reflects the number of 1s in the Accumulator: P = 1 if the Accumulator contains an odd number of 1s, and P = 0 if the Accumulator contains an even number of 1s. Thus the number of 1s in the Accumulator plus P is always even.

Two bits in the PSW are uncommitted and may be used as general purpose status flags.

Addressing Modes

The addressing modes in the MCS-51 instruction set are as follows:

DIRECT ADDRESSING

In direct addressing the operand is specified by an 8-bit address field in the instruction. Only internal Data RAM and SFRs can be directly addressed.

INDIRECT ADDRESSING

In indirect addressing the instruction specifies a register which contains the address of the operand. Both internal and external RAM can be indirectly addressed.

The address register for 8-bit addresses can be R0 or R1 of the selected register bank, or the Stack Pointer. The address register for 16-bit addresses can only be the 16-bit "data pointer" register, DPTR.

REGISTER INSTRUCTIONS

The register banks, containing registers R0 through R7, can be accessed by certain instructions which carry a 3-bit register specification within the opcode of the instruction. Instructions that access the registers this way are code efficient, since this mode eliminates an address byte. When the instruction is executed, one of the eight registers in the selected bank is accessed. One of four banks is selected at execution time by the two bank select bits in the PSW.

REGISTER-SPECIFIC INSTRUCTIONS

Some instructions are specific to a certain register. For example, some instructions always operate on the Accumulator, or Data Pointer, etc., so no address byte is needed to point to it. The opcode itself does that. Instructions that refer to the Accumlator as A assemble as accumulator-specific opcodes.

IMMEDIATE CONSTANTS

The value of a constant can follow the opcode in Program Memory. For example,

MOV A, #100

loads the Accumulator with the decimal number 100. The same number could be specified in hex digits as 64H

INDEXED ADDRESSING

Only Program Memory can be accessed with indexed addressing, and it can only be read. This addressing mode is intended for reading look-up tables in Program Memory. A 16-bit base register (either DPTR or the Program Counter) points to the base of the table, and the Accumulator is set up with the table entry number. The address of the table entry in Program Memory is formed by adding the Accumulator data to the base pointer.

Another type of indexed addressing is used in the "case jump" instruction. In this case the destination address of a jump instruction is computed as the sum of the base pointer and the Accumulator data.

Arithmetic Instructions

The menu of arithmetic instructions is listed in Table 2. The table indicates the addressing modes that can be used with each instruction to access the
byte> operand. For example, the ADD A,
byte> instruction can be written as:

ADD	A,7FH	(direct addressing)
ADD	A,@R0	(indirect addressing)
ADD	A,R7	(register addressing)
ADD	A,#127	(immediate constant)

The execution times listed in Table 2 assume a 12 MHz clock frequency. All of the arithmetic instructions execute in 1 μ s except the INC DPTR instruction, which takes 2 μ s, and the Multiply and Divide instructions, which take 4 μ s.

Note that any byte in the internal Data Memory space can be incremented or decremented without going through the Accumulator.

One of the INC instructions operates on the 16-bit Data Pointer. The Data Pointer is used to generate 16-bit addresses for external memory, so being able to increment it in one 16-bit operation is a useful feature.

The MUL AB instruction multiplies the Accumulator by the data in the B register and puts the 16-bit product into the concatenated B and Accumulator registers.

Mnemonic	Operation		Address	ing Mode	s	Execution
milenone	Operation	Dir	Ind	Reg	lmm	Time (µs)
ADD A, <byte></byte>	A = A + <byte></byte>	×	Х	×	Х	1
ADDC A, < byte>	A = A + <byte> + C</byte>	X	X	х	х	1
SUBB A, <byte></byte>	A = A - <byte> - C</byte>	Х	Х	X	Х	1
INC A	A = A + 1		Accum	ulator only		1
INC . <byte></byte>	 	×	X	X		1
INC DPTR	DPTR = DPTR + 1		Data P	ointer only		2
DEC A	A = A - 1		Accum	ulator only		1
DEC <byte></byte>	 	×	×	X		1
MUL AB	$B:A = B \times A$		ACC a	nd B only		4
DIV AB	A = Int [A/B] B = Mod [A/B]		ACC a	nd B only		4
DA A	Decimal Adjust		Accum	ulator only		1

Table 2. A List of the MCS®-51 Arithmetic Instructions

The DIV AB instruction divides the Accumulator by the data in the B register and leaves the 8-bit quotient in the Accumulator, and the 8-bit remainder in the B register.

Oddly enough, DIV AB finds less use in arithmetic "divide" routines than in radix conversions and programmable shift operations. An example of the use of DIV AB in a radix conversion will be given later. In shift operations, dividing a number by 2ⁿ shifts its n bits to the right. Using DIV AB to perform the division

completes the shift in 4 μ s and leaves the B register holding the bits that were shifted out.

The DA A instruction is for BCD arithmetic operations. In BCD arithmetic, ADD and ADDC instructions should always be followed by a DA A operation, to ensure that the result is also in BCD. Note that DA A will not convert a binary number to BCD. The DA A operation produces a meaningful result only as the second step in the addition of two BCD bytes.

Table 3. A List of the MCS®-51 Logical Instructions

	Mnemonic	Operation	A	ddress	sing Mo	des	Execution
		C C C C C C C C C C C C C C C C C C C	Dir	Ind	Reg	Imm	Time (µs)
ANL	A, <byte></byte>	A = A .AND. <byte></byte>	X	Х	Х	Х	1
ANL	<byte>,A</byte>	<byte> = <byte> .AND. A</byte></byte>	X				1
ANL	<byte>,#data</byte>	<byte> = <byte> .AND. #data</byte></byte>	X				2
ORL	A, <byte></byte>	A = A .OR. <byte></byte>	X	X	Х	X	1
ORL	<byte>,A</byte>	<byte> = <byte> .OR. A</byte></byte>	X				1
ORL	<byte>,#data</byte>	<byte> = <byte> .OR. #data</byte></byte>	X				2
XRL	A, <byte></byte>	A = A .XOR. <byte></byte>	X	X	X	×	1
XRL	<byte>,A</byte>	 	Х				1
XRL	<byte>,#data</byte>	 	X				2
CRL	Α	A = 00H	Accumulator only		1		
CPL	Α	A = .NOT. A		Accum	ulator or	nly	1
RL	Α	Rotate ACC Left 1 bit		Accum	ulator or	nly	1
RLC	Α	Rotate Left through Carry		Accum	ulator or	nly	1
RR	A	Rotate ACC Right 1 bit		Accum	ulator or	nly	1
RRC	Α	Rotate Right through Carry		Accum	ulator or	nly	1
SWAF	P A	Swap Nibbles in A		Accum	ulator or	nly	1



Logical Instructions

Table 3 shows the list of MCS-51 logical instructions. The instructions that perform Boolean operations (AND, OR, Exclusive OR, NOT) on bytes perform the operation on a bit-by-bit basis. That is, if the Accumulator contains 00110101B and

option of the byte > contains 01010011B, then

will leave the Accumulator holding 00010001B.

The addressing modes that can be used to access the

<b

ANL	A,7FH	(direct addressing)
ANL	A,@R1	(indirect addressing)
ANL	A,R6	(register addressing)
ANL	A.#53H	(immediate constant)

All of the logical instructions that are Accumulator-specific execute in $1\mu s$ (using a 12 MHz clock). The others take $2\mu s$.

Note that Boolean operations can be performed on any byte in the lower 128 internal Data Memory space or the SFR space using direct addressing, without having to use the Accumulator. The XRL

byte>, #data instruction, for example, offers a quick and easy way to invert port bits, as in

If the operation is in response to an interrupt, not using the Accumulator saves the time and effort to stack it in the service routine.

The Rotate instructions (RL A, RLC A, etc.) shift the Accumulator 1 bit to the left or right. For a left rotation, the MSB rolls into the LSB position. For a right rotation, the LSB rolls into the MSB position.

The SWAP A instruction interchanges the high and low nibbles within the Accumulator. This is a useful operation in BCD manipulations. For example, if the Accumulator contains a binary number which is known to be less than 100, it can be quickly converted to BCD by the following code:

MOV B,#10 DIV AB SWAP A ADD A.B

Dividing the number by 10 leaves the tens digit in the low nibble of the Accumulator, and the ones digit in the B register. The SWAP and ADD instructions move the tens digit to the high nibble of the Accumulator, and the ones digit to the low nibble.

Data Transfers

INTERNAL RAM

Table 4 shows the menu of instructions that are available for moving data around within the internal memory spaces, and the addressing modes that can be used with each one. With a 12 MHz clock, all of these instructions execute in either 1 or 2 μ s.

The MOV <dest>, <src> instruction allows data to be transferred between any two internal RAM or SFR locations without going through the Accumulator. Remember the Upper 128 byes of data RAM can be accessed only by indirect addressing, and SFR space only by direct addressing.

Note that in all MCS-51 devices, the stack resides in on-chip RAM, and grows upwards. The PUSH instruction first increments the Stack Pointer (SP), then copies the byte into the stack. PUSH and POP use only direct addressing to identify the byte being saved or restored,

Table 4. A List of the MCS®-51 Data Transfer Instructions that Access Internal Data Memory Space

	Mnemonic	Operation	A	ddress	ing Mo	des	Execution
	Miterionic	Operation	Dir	Ind	Reg	lmm	Time (µs)
MOV	A, <src></src>	A = <src></src>	Х	Х	Х	Х	1
MOV	<dest>,A</dest>	<dest> = A</dest>	Х	Х	Х		1
MOV	<dest>, <src></src></dest>	<dest> = <src></src></dest>	Х	Х	Х	Х	2
MOV	DPTR,#data16	DPTR = 16-bit immediate constant.				Х	2
PUSH	<src></src>	INC SP : MOV "@SP", < src>	Х				2
POP	<dest></dest>	MOV <dest>, "@SP" : DEC SP</dest>	Х				2
XCH	A, <byte></byte>	ACC and <byte> exchange data</byte>	×	Х	Х		1
XCHD	A,@Ri	ACC and @Ri exchange low nibbles		Х			1



but the stack itself is accessed by indirect addressing using the SP register. This means the stack can go into the Upper 128, if they are implemented, but not into SFR space.

In devices that do not implement the Upper 128, if the SP points to the Upper 128, PUSHed bytes are lost, and POPped bytes are indeterminate.

The Data Transfer instructions include a 16-bit MOV that can be used to initialize the Data Pointer (DPTR) for look-up tables in Program Memory, or for 16-bit external Data Memory accesses.

The XCH A,
byte> instruction causes the Accumulator and addressed byte to exchange data. The XCHD A,@Ri instruction is similar, but only the low nibbles are involved in the exchange.

To see how XCH and XCHD can be used to facilitate data manipulations, consider first the problem of shifting an 8-digit BCD number two digits to the right. Figure 11 shows how this can be done using direct MOVs, and for comparison how it can be done using XCH instructions. To aid in understanding how the code works, the contents of the registers that are holding the BCD number and the content of the Accumulator are shown alongside each instruction to indicate their status after the instruction has been executed.

		2/	2E	3 20	2D	2E	ACC
MOV	A,2EH		12	2 34	56	78	78
MOV	2EH,2DH	1 O) 12	2 34	56	56	78
MOV	2DH,2CH	4 OC	12	⊵ 3∠	34	56	78
MOV	2CH,2BH	1 00) 12	2 12	2 34	56	78
MOV	2BH,#0	1 00) I 00	1 12	2 34	56	l 78
(a) Usi	ing direct l	MOVs:	14 by	tes, 9	μs		
		2A	2B	2C	2D	2E	ACC
CLR	A	00	12	34	56	78	00
XCH	A,2BH	00	00	34	56	78	12
XCH	A,2CH	00	00	12	56	78	34
XCH	A,2DH	00	00	12	34	78	56
XCH	A,2EH	00	00	12	34	56	78
(b) Us	ing XCHs:	9 byte	s, 5 μ	s			

Figure 11. Shifting a BCD Number Two Digits to the Right

After the routine has been executed, the Accumulator contains the two digits that were shifted out on the right. Doing the routine with direct MOVs uses 14 code bytes and 9 μ s of execution time (assuming a 12 MHz clock). The same operation with XCHs uses less code and executes almost twice as fast.

To right-shift by an odd number of digits, a one-digit shift must be executed. Figure 12 shows a sample of code that will right-shift a BCD number one digit, using the XCHD instruction. Again, the contents of the registers holding the number and of the Accumulator are shown alongside each instruction.

	2A	2B	2C	2D	2E	ACC
MOV R1,#2EH	00	12	34	56	78	XX
MOV R0,#2DH	00	12	34	56	78	XX
loop for R1 = 2EH:						
LOOP: MOV A,@R1	00	12	34	56	78	78
XCHD A,@R0	00	12	34	58	78	76
SWAP A	00	12	34	58	78	67
MOV @R1,A	00	12	34	58	67	67
DEC R1					67	
DEC R0	100	12	34	58	67	67
CJNE R1,#2AH,LOOP						_
loop for R1 = 2DH:	00	12	38	45	67 67	45 23
loop for R1 = 2CH:	00	18	23	45	67	23
loop for R1 = 2BH:	108	01	23	45	67	01
CLR A	08	01	23	45	67	00
XCH A,2AH	00	01	23	45	67	80

Figure 12. Shifting a BCD Number One Digit to the Right

First, pointers R1 and R0 are set up to point to the two bytes containing the last four BCD digits. Then a loop is executed which leaves the last byte, location 2EH, holding the last two digits of the shifted number. The pointers are decremented, and the loop is repeated for location 2DH. The CJNE instruction (Compare and Jump if Not Equal) is a loop control that will be described later.

The loop is executed from LOOP to CJNE for R1 = 2EH, 2DH, 2CH and 2BH. At that point the digit that was originally shifted out on the right has propagated to location 2AH. Since that location should be left with 0s, the lost digit is moved to the Accumulator.



EXTERNAL RAM

Table 5 shows a list of the Data Transfer instructions that access external Data Memory. Only indirect addressing can be used. The choice is whether to use a one-byte address, @Ri, where Ri can be either R0 or R1 of the selected register bank, or a two-byte address, @DPTR. The disadvantage to using 16-bit addresses if only a few K bytes of external RAM are involved is that 16-bit addresses use all 8 bits of Port 2 as address bus. On the other hand, 8-bit addresses allow one to address a few K bytes of RAM, as shown in Figure 5, without having to sacrifice all of Port 2.

All of these instructions execute in 2 μ s, with a 12 MHz clock.

Table 5. A List of the MCS®-51 Data Transfer instructions that Access External Data Memory Space

Address Width	Mnemonic	Operation	Execution Time (μs)
8 bits	MOVX A,@Ri	Read external RAM @Ri	2
8 bits	MOVX @Ri,A	Write external RAM @Ri	2
16 bits	MOVX A,@DPTR	Read external RAM @DPTR	2
16 bits	MOVX @DPTR,A	Write external RAM @DPTR	2

Note that in all external Data RAM accesses, the Accumulator is always either the destination or source of the data.

The read and write strobes to external RAM are activated only during the execution of a MOVX instruction. Normally these signals are inactive, and in fact if they're not going to be used at all, their pins are available as extra I/O lines. More about that later.

LOOKUP TABLES

Table 6 shows the two instructions that are available for reading lookup tables in Program Memory. Since these instructions access only Program Memory, the lookup tables can only be read, not updated. The mnemonic is MOVC for "move constant".

If the table access is to external Program Memory, then the read strobe is \overline{PSEN} .

Table 6. The MCS®-51 Lookup
Table Read Instructions

м	nemonic	Operation	Execution Time (µs)
MOVC	A,@A+DPTR	Read Pgm Memory at (A + DPTR)	2
MOVC	A,@A+PC	Read Pgm Memory at (A + PC)	2

The first MOVC instruction in Table 6 can accommodate a table of up to 256 entries, numbered 0 through 255. The number of the desired entry is loaded into the Accumulator, and the Data Pointer is set up to point to beginning of the table. Then

MOVC A.@A+DPTR

copies the desired table entry into the Accumulator.

The other MOVC instruction works the same way, except the Program Counter (PC) is used as the table base, and the table is accessed through a subroutine. First the number of the desired entry is loaded into the Accumulator, and the subroutine is called:

MOV A,ENTRY_NUMBER CALL TABLE

The subroutine "TABLE" would look like this:

TABLE: MOVC A,@A+PC RET

The table itself immediately follows the RET (return) instruction in Program Memory. This type of table can have up to 255 entries, numbered 1 through 255. Number 0 can not be used, because at the time the MOVC instruction is executed, the PC contains the address of the RET instruction. An entry numbered 0 would be the RET opcode itself.

Boolean Instructions

MCS-51 devices contain a complete Boolean (single-bit) processor. The internal RAM contains 128 addressable bits, and the SFR space can support up to 128 other addressable bits. All of the port lines are bit-addressable, and each one can be treated as a separate single-bit port. The instructions that access these bits are not just conditional branches, but a complete menu of move, set, clear, complement, OR, and AND instructions. These kinds of bit operations are not easily obtained in other architectures with any amount of byte-oriented software.



Table 7. A List of the MCS®-51
Boolean Instructions

Mner	nonic	Operation	Execution Time (μs)
ANL	C,bit	C = C.AND. bit	2
ANL	C,/bit	C = C.ANDNOT.bit	2
ORL	C,bit	C = C.OR. bit	2
ORL	C,/bit	C = C.ORNOT.bit	2
MOV	C,bit	C = bit	1
MOV	bit,C	bit = C	2
CLR	С	C = 0	1
CLR	bit	bit = 0	1
SETB	С	C = 1	1
SETB	bit	bit = 1	1
CPL	С	C = .NOT. C	1
CPL	bit	bit = .NOT. bit	1
JC	rel	Jump if C = 1	2
JNC	rel	Jump if C = 0	2
JB	bit,rel	Jump if bit = 1	2
JNB	bit,rel	Jump if bit = 0	2
JBC	bit,rel	Jump if bit = 1; CLR bit	2

The instruction set for the Boolean processor is shown in Table 7. All bit accesses are by direct addressing. Bit addresses 00H through 7FH are in the Lower 128, and bit addresses 80H through FFH are in SFR space.

Note how easily an internal flag can be moved to a port pin:

MOV C,FLAG MOV P1.0,C

In this example, FLAG is the name of any addressable bit in the Lower 128 or SFR space. An I/O line (the LSB of Port 1, in this case) is set or cleared depending on whether the flag bit is 1 or 0.

The Carry bit in the PSW is used as the single-bit Accumulator of the Boolean processor. Bit instructions that refer to the Carry bit as C assemble as Carry-specific instructions (CLR C, etc). The Carry bit also has a direct address, since it resides in the PSW register, which is bit-addressable.

Note that the Boolean instruction set includes ANL and ORL operations, but not the XRL (Exclusive OR) operation. An XRL operation is simple to implement in software. Suppose, for example, it is required to form the Exclusive OR of two bits:

C = bit1 .XRL. bit2

The software to do that could be as follows:

MOV C,bit1
JNB bit2,OVER
CPL C

OVER: (continue)

First, bit1 is moved to the Carry. If bit2 = 0, then C now contains the correct result. That is, bit1 .XRL. bit2 = bit1 if bit2 = 0. On the other hand, if bit2 = 1 C now contains the complement of the correct result. It need only be inverted (CPL C) to complete the operation.

This code uses the JNB instruction, one of a series of bit-test instructions which execute a jump if the addressed bit is set (JC, JB, JBC) or if the addressed bit is not set (JNC, JNB). In the above case, bit2 is being tested, and if bit2 = 0 the CPL C instruction is jumped over.

JBC executes the jump if the addressed bit is set, and also clears the bit. Thus a flag can be tested and cleared in one operation.

All the PSW bits are directly addressable, so the Parity bit, or the general purpose flags, for example, are also available to the bit-test instructions.

RELATIVE OFFSET

The destination address for these jumps is specified to the assembler by a label or by an actual address in Program Memory. However, the destination address assembles to a relative offset byte. This is a signed (two's complement) offset byte which is added to the PC in two's complement arithmetic if the jump is executed.

The range of the jump is therefore -128 to +127 Program Memory bytes relative to the first byte following the instruction.



Jump Instructions

Table 8 shows the list of unconditional jumps.

Table 8. Unconditional Jumps in MCS®-51 Devices

Mnemonic	Mnemonic Operation	
JMP addr	Jump to addr	2
JMP @A+DPTR	Jump to A+DPTR	2
CALL addr	Call subroutine at addr	2
RET	Return from subroutine	2
RETI	Return from interrupt	2
NOP	No operation	1

The Table lists a single "JMP addr" instruction, but in fact there are three—SJMP, LJMP and AJMP—which differ in the format of the destination address. JMP is a generic mnemonic which can be used if the programmer does not care which way the jump is encoded.

The SJMP instruction encodes the destination address as a relative offset, as described above. The instruction is 2 bytes long, consisting of the opcode and the relative offset byte. The jump distance is limited to a range of -128 to +127 bytes relative to the instruction following the SJMP.

The LJMP instruction encodes the destination address as a 16-bit constant. The instruction is 3 bytes long, consisting of the opcode and two address bytes. The destination address can be anywhere in the 64K Program Memory space.

The AJMP instruction encodes the destination address as an 11-bit constant. The instruction is 2 bytes long, consisting of the opcode, which itself contains 3 of the 11 address bits, followed by another byte containing the low 8 bits of the destination address. When the instruction is executed, these 11 bits are simply substituted for the low 11 bits in the PC. The high 5 bits stay the same. Hence the destination has to be within the same 2K block as the instruction following the AJMP.

In all cases the programmer specifies the destination address to the assembler in the same way: as a label or as a 16-bit constant. The assembler will put the destination address into the correct format for the given instruction. If the format required by the instruction will not support the distance to the specified destination address, a "Destination out of range" message is written into the List file.

The JMP @A+DPTR instruction supports case jumps. The destination address is computed at execution time as the sum of the 16-bit DPTR register and

the Accumulator. Typically, DPTR is set up with the address of a jump table, and the Accumulator is given an index to the table. In a 5-way branch, for example, an integer 0 through 4 is loaded into the Accumulator. The code to be executed might be as follows:

MOV	DPTR,#JUMP_TABLE
MOV	A,INDEX_NUMBER
RL	A
JMP	@A + DPTR

The RL A instruction converts the index number (0 through 4) to an even number on the range 0 through 8, because each entry in the jump table is 2 bytes long:

JUMP_TABLE:		
AJMP	CASE_	_0
AJMP	CASE_	_1
AJMP	CASE_	_2
AJMP	CASE_	_3
AJMP	CASE	4

Table 8 shows a single "CALL addr" instruction, but there are two of them—LCALL and ACALL—which differ in the format in which the subroutine address is given to the CPU. CALL is a generic mnemonic which can be used if the programmer does not care which way the address is encoded.

The LCALL instruction uses the 16-bit address format, and the subroutine can be anywhere in the 64K Program Memory space. The ACALL instruction uses the 11-bit format, and the subroutine must be in the same 2K block as the instruction following the ACALL.

In any case the programmer specifies the subroutine address to the assembler in the same way: as a label or as a 16-bit constant. The assembler will put the address into the correct format for the given instructions.

Subroutines should end with a RET instruction, which returns execution to the instruction following the CALL.

RETI is used to return from an interrupt service routine. The only difference between RET and RETI is that RETI tells the interrupt control system that the interrupt in progress is done. If there is no interrupt in progress at the time RETI is executed, then the RETI is functionally identical to RET.

Table 9 shows the list of conditional jumps available to the MCS-51 user. All of these jumps specify the destination address by the relative offset method, and so are limited to a jump distance of -128 to +127 bytes from the instruction following the conditional jump instruction. Important to note, however, the user specifies to the assembler the actual destination address the same way as the other jumps: as a label or a 16-bit constant.

Table 3. Conditional burnlys in MC3 - 31 Devices							
Mnemonic	Operation	Addressing Modes				Execution	
***************************************			Ind	Reg	lmm	Time (μs)	
JZ rel	Jump if A = 0		Accum	ulator or	ıly	2	
JNZ rel	Jump if A ≠ 0	Accumulator only			2		
DJNZ <byte>,rel</byte>	Decrement and jump if not zero	Х		X		2	
CJNE A, <byte>,rel</byte>	Jump if A ≠ <byte></byte>	Х			Х	2	
CJNE <byte>,#data,rel</byte>	Jump if <byte> ≠ #data</byte>		X	X		2	

Table 9. Conditional Jumps in MCS®-51 Devices

There is no Zero bit in the PSW. The JZ and JNZ instructions test the Accumulator data for that condition.

The DJNZ instruction (Decrement and Jump if Not Zero) is for loop control. To execute a loop N times, load a counter byte with N and terminate the loop with a DJNZ to the beginning of the loop, as shown below for N=10:

MOV COUNTER, # 10
LOOP: (begin loop)

*

(end loop)
DJNZ COUNTER, LOOP
(continue)

The CJNE instruction (Compare and Jump if Not Equal) can also be used for loop control as in Figure 12. Two bytes are specified in the operand field of the instruction. The jump is executed only if the two bytes are not equal. In the example of Figure 12, the two bytes were the data in R1 and the constant 2AH. The initial data in R1 was 2EH. Every time the loop was executed, R1 was decremented, and the looping was to continue until the R1 data reached 2AH.

Another application of this instruction is in "greater than, less than" comparisons. The two bytes in the operand field are taken as unsigned integers. If the first is less than the second, then the Carry bit is set (1). If the first is greater than or equal to the second, then the Carry bit is cleared.

CPU TIMING

All MCS-51 microcontrollers have an on-chip oscillator which can be used if desired as the clock source for the CPU. To use the on-chip oscillator, connect a crystal or ceramic resonator between the XTAL1 and XTAL2 pins of the microcontroller, and capacitors to ground as shown in Figure 13.




Figure 13. Using the On-Chip Oscillator




Figure 14. Using an External Clock



Examples of how to drive the clock with an external oscillator are shown in Figure 14. Note that in the HMOS devices (8051, etc.) the signal at the XTAL2 pin actually drives the internal clock generator. In the CHMOS devices (80C51BH, etc.) the signal at the XTAL1 pin drives the internal clock generator. If only one pin is going to be driven with the external oscillator signal, make sure it is the right pin.

The internal clock generator defines the sequence of states that make up the MCS-51 machine cycle.

Machine Cycles

A machine cycle consists of a sequence of 6 states, numbered S1 through S6. Each state time lasts for two oscillator periods. Thus a machine cycle takes 12 oscillator periods or 1 µs if the oscillator frequency is 12 MHz.

Each state is divided into a Phase 1 half and a Phase 2 half. Figure 15 shows the fetch/execute sequences in




Figure 15. State Sequences in MCS®-51 Devices



states and phases for various kinds of instructions. Normally two program fetches are generated during each machine cycle, even if the instruction being executed doesn't require it. If the instruction being executed doesn't need more code bytes, the CPU simply ignores the extra fetch, and the Program Counter is not incremented.

Execution of a one-cycle instruction (Figure 15A and B) begins during State 1 of the machine cycle, when the opcode is latched into the Instruction Register. A second fetch occurs during S4 of the same machine cycle. Execution is complete at the end of State 6 of this machine cycle.

The MOVX instructions take two machine cycles to execute. No program fetch is generated during the second cycle of a MOVX instruction. This is the only time program fetches are skipped. The fetch/execute sequence for MOVX instructions is shown in Figure 15(D).

The fetch/execute sequences are the same whether the Program Memory is internal or external to the chip. Execution times do not depend on whether the Program Memory is internal or external.

Figure 16 shows the signals and timing involved in program fetches when the Program Memory is external. If Program Memory is external, then the Program Memory read strobe PSEN is normally activated twice per machine cycle, as shown in Figure 16(A).

If an access to external Data Memory occurs, as shown in Figure 16(B), two PSENs are skipped, because the address and data bus are being used for the Data Memory access.

Note that a Data Memory bus cycle takes twice as much time as a Program Memory bus cycle. Figure 16 shows the relative timing of the addresses being emitted at Ports 0 and 2, and of ALE and PSEN. ALE is used to latch the low address byte from P0 into the address latch.




Figure 16. Bus Cycles in MCS®-51 Devices Executing from External Program Memory

When the <u>CPU</u> is executing from internal Program Memory, <u>PSEN</u> is not activated, and program addresses are not emitted. However, ALE continues to be activated twice per machine cycle and so is available as a clock output signal. Note, however, that one ALE is skipped during the execution of the MOVX instruction.

Interrupt Structure

The 8051 core provides 5 interrupt sources: 2 external interrupts, 2 timer interrupts, and the serial port interrupt. What follows is an overview of the interrupt structure for the 8051. Other MCS-51 devices have additional interrupt sources and vectors as shown in Table 1. Refer to the appropriate chapters on other devices for further information on their interrupts.

INTERRUPT ENABLES

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the SFR

_	(MSB)	(LSB)							
l L	<u> EA </u>	ES ET1 EX1 ET0 EX0							
Enable bit = 1 enables the interrupt. Enable bit = 0 disables it.									
Symbol	Position	Function							
EA	IE.7	disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.							
-	IE.6	reserved*							
l –	IE.5	reserved*							
ES	IE.4	Serial Port Interrupt enable bit.							
ET1	IE.3	Timer 1 Overflow Interrupt enable bit.							
EX1	IE.2	External Interrupt 1 enable bit.							
ET0	IE.1	Timer 0 Overflow Interrupt enable bit.							
EX0	IE.O	External Interrupt 0 enable bit.							
*These reserved bits are used in other MCS-51 devices.									

Figure 17. IE (Interrupt Enable)
Register in the 8051

named IE (Interrupt Enable). This register also contains a global disable bit, which can be cleared to disable all interrupts at once. Figure 17 shows the IE register for the 8051.

INTERRUPT PRIORITIES

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit in the SFR named IP (Interrupt Priority). Figure 18 shows the IP register in the 8051.

A low-priority interrupt can be interrupted by a highpriority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

Figure 19 shows, for the 8051, how the IE and IP registers and the polling sequence work to determine which if any interrupt will be serviced.




Figure 18. IP (Interrupt Priority)
Register in the 8051






Figure 19. 8051 Interrupt Control System

In operation, all the interrupt flags are latched into the interrupt control system during State 5 of every machine cycle. The samples are polled during the following machine cycle. If the flag for an enabled interrupt is found to be set (1), the interrupt system generates an LCALL to the appropriate location in Program Memory, unless some other condition blocks the interrupt. Several conditions can block an interrupt, among them that an interrupt of equal or higher priority level is already in progress.

The hardware-generated LCALL causes the contents of the Program Counter to be pushed onto the stack, and reloads the PC with the beginning address of the service routine. As previously noted (Figure 3), the service routine for each interrupt begins at a fixed location.

Only the Program Counter is automatically pushed onto the stack, not the PSW or any other register. Having only the PC be automatically saved allows the programmer to decide how much time to spend saving which other registers. This enhances the interrupt response time, albeit at the expense of increasing the programmer's burden of responsibility. As a result, many interrupt functions that are typical in control applications—toggling a port pin, for example, or reloading a timer, or unloading a serial buffer—can often be com-

pleted in less time than it takes other architectures to commence them.

SIMULATING A THIRD PRIORITY LEVEL IN SOFTWARE

Some applications require more than the two priority levels that are provided by on-chip hardware in MCS-51 devices. In these cases, relatively simple software can be written to produce the same effect as a third priority level.

First, interrupts that are to have higher priority than 1 are assigned to priority 1 in the IP (Interrupt Priority) register. The service routines for priority 1 interrupts that are supposed to be interruptible by "priority 2" interrupts are written to include the following code:

PUSH IE MOV IE,#MASK CALL LABEL

(execute service routine)

POP IE RET LABEL: RETI



As soon as any priority 1 interrupt is acknowledged, the IE (Interrupt Enable) register is re-defined so as to disable all but "priority 2" interrupts. Then, a CALL to LABEL executes the RETI instruction, which clears the priority 1 interrupt-in-progress flip-flop. At this point any priority 1 interrupt that is enabled can be serviced, but only "priority 2" interrupts are enabled.

POPping IE restores the original enable byte. Then a normal RET (rather than another RETI) is used to terminate the service routine. The additional software adds $10~\mu s$ (at 12~MHz) to priority 1 interrupts.

ADDITIONAL REFERENCES

The following application notes are found in the *Embedded Control Applications* handbook. (Order Number: 270648)

- AP-69 "An Introduction to the Intel MCS®-51 Single-Chip Microcomputer Family"
- 2. AP-70 "Using the Intel MCS®-51 Boolean Processing Capabilities"

2



MCS° 51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

CONTENTS PAGE
MEMORY ORGANIZATION2-3
PROGRAM MEMORY2-3
Data Memory2-4
INDIRECT ADDRESS AREA2-6
DIRECT AND INDIRECT ADDRESS AREA2-6
SPECIAL FUNCTION REGISTERS2-8
WHAT DO THE SFRs CONTAIN JUST AFTER POWER-ON OR A RESET2-9
SFR MEMORY MAP 2-10
PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE2-11
PCON: POWER CONTROL REGISTER. NOT BIT ADDRESSABLE2-11
INTERRUPTS2-12
IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE2-12
ASSIGNING HIGHER PRIORITY TO ONE OR MORE INTERRUPTS2-13
PRIORITY WITHIN LEVEL2-13
IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE2-13
TCON: TIMER/COUNTER CONTROL REGISTER. BIT ADDRESSABLE2-14
TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE2-14
TIMER SET-UP2-15
TIMER/COUNTER 02-15
TIMER/COUNTER 12-16
T2CON: TIMER/COUNTER 2 CONTROL REGISTER. BIT ADDRESSABLE2-17
TIMER/COUNTER 2 SET-UP2-18
SCON: SERIAL PORT CONTROL REGISTER. BIT ADDRESSABLE2-19

CONTENTS	PAGE	CONTENTS	PAGE
SERIAL PORT SET-UP	2-19	USING TIMER/COUNTER 2 TO GENERATE BAUD RATES	2-20
GENERATING BAUD RATES	2-19	GENERAL DAGD HAILO	2 20
Serial Port in Mode 0	2-19	SERIAL PORT IN MODE 2	2-20
Serial Port in Mode 1	2-19	SERIAL PORT IN MODE 3	2-20
USING TIMER/COUNTER 1 TO GENERATE BAUD RATES	0.00	MCS®-51 INSTRUCTION SET	2-21
GENERALE BAUD HALES	2-20	INSTRUCTION DEFINITIONS	2-28



The information presented in this chapter is collected from the MCS®-51 Architectural Overview and the Hardware Description of the 8051, 8052 and 80C51 chapters of this book. The material has been selected and rearranged to form a quick and convenient reference for the programmers of the MCS-51. This guide pertains specifically to the 8051, 8052 and 80C51.

MEMORY ORGANIZATION

PROGRAM MEMORY

The 8051 has separate address spaces for Program Memory and Data Memory. The Program Memory can be up to 64K bytes long. The lower 4K (8K for the 8052) may reside on-chip.

Figure 1 shows a map of the 8051 program memory, and Figure 2 shows a map of the 8052 program memory.




Figure 1. The 8051 Program Memory






Figure 2. The 8052 Program Memory

Data Memory:

The 8051 can address up to 64K bytes of Data Memory external to the chip. The "MOVX" instruction is used to access the external data memory. (Refer to the MCS-51 Instruction Set, in this chapter, for detailed description of instructions).

The 8051 has 128 bytes of on-chip RAM (256 bytes in the 8052) plus a number of Special Function Registers (SFRs). The lower 128 bytes of RAM can be accessed either by direct addressing (MOV data addr) or by indirect addressing (MOV @Ri). Figure 3 shows the 8051 and the 8052 Data Memory organization.






Figure 3a. The 8051 Data Memory




Figure 3b. The 8052 Data Memory



INDIRECT ADDRESS AREA:

Note that in Figure 3b the SFRs and the indirect address RAM have the same addresses (80H-0FFH). Nevertheless, they are two separate areas and are accessed in two different ways.

For example the instruction

MOV 80H. #0AAH

writes 0AAH to Port 0 which is one of the SFRs and the instruction

MOV Ro, #80H

MOV @R0, #0BBH

writes 0BBH in location 80H of the data RAM. Thus, after execution of both of the above instructions Port 0 will contain 0AAH and location 80 of the RAM will contain 0BBH.

Note that the stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space in those devices which implement 256 bytes of internal RAM.

DIRECT AND INDIRECT ADDRESS AREA:

The 128 bytes of RAM which can be accessed by both direct and indirect addressing can be divided into 3 segments as listed below and shown in Figure 4.

1. Register Banks 0-3: Locations 0 through 1FH (32 bytes). ASM-51 and the device after reset default to register bank 0. To use the other register banks the user must select them in the software (refer to the MCS-51 Micro Assembler User's Guide). Each register bank contains 8 one-byte registers, 0 through 7.

Reset initializes the Stack Pointer to location 07H and it is incremented once to start from location 08H which is the first register (RO) of the second register bank. Thus, in order to use more than one register bank, the SP should be intialized to a different location of the RAM where it is not used for data storage (ie, higher part of the RAM).

2. Bit Addressable Area: 16 bytes have been assigned for this segment, 20H-2FH. Each one of the 128 bits of this segment can be directly addressed (0-7FH).

The bits can be referred to in two ways both of which are acceptable by the ASM-51. One way is to refer to their addresses, ie. 0 to 7FH. The other way is with reference to bytes 20H to 2FH. Thus, bits 0-7 can also be referred to as bits 20.0-20.7, and bits 8-FH are the same as 21.0-21.7 and so on.

Each of the 16 bytes in this segment can also be addressed as a byte.

3. Scratch Pad Area: Bytes 30H through 7FH are available to the user as data RAM. However, if the stack pointer has been initialized to this area, enough number of bytes should be left aside to prevent SP data destruction.



Figure 4 shows the different segments of the on-chip RAM.




Figure 4. 128 Bytes of RAM Direct and Indirect Addressable



SPECIAL FUNCTION REGISTERS:

Table 1 contains a list of all the SFRs and their addresses.

Comparing Table 1 and Figure 5 shows that all of the SFRs that are byte and bit addressable are located on the first column of the diagram in Figure 5.

Table 1

Symbol	Name	Address
*ACC	Accumulator	0E0H
*B	B Register	0F0H
*PSW	Program Status Word	0D0H
SP	Stack Pointer	81H
DPTR	Data Pointer 2 Bytes	
DPL	Low Byte	82H
DPH	High Byte	83H
*P0	Port 0	80H
*P1	Port 1	90H
*P2	Port 2	0A0H
*P3	Port 3	0B0H
*IP	Interrupt Priority Control	0B8H
*IE	Interrupt Enable Control	0A8H
TMOD	Timer/Counter Mode Control	89H
*TCON	Timer/Counter Control	88H
*+T2CON	Timer/Counter 2 Control	0C8H
TH0	Timer/Counter 0 High Byte	8CH
TL0	Timer/Counter 0 Low Byte	8AH
TH1	Timer/Counter 1 High Byte	HQ8
TL1	Timer/Counter 1 Low Byte	8BH
+TH2	Timer/Counter 2 High Byte	0CDH
+TL2	Timer/Counter 2 Low Byte	0CCH
+RCAP2H	T/C 2 Capture Reg. High Byte	0CBH
+RCAP2L	T/C 2 Capture Reg. Low Byte	0CAH
*SCON	Serial Control	98H
SBUF	Serial Data Buffer	99H
PCON	Power Control	87H

^{* =} Bit addressable

 $^{+ = 8052 \}text{ only}$



WHAT DO THE SFRs CONTAIN JUST AFTER POWER-ON OR A RESET?

Table 2 lists the contents of each SFR after power-on or a hardware reset.

Table 2. Contents of the SFRs after reset

rable 2. Contents of the SPRS after reset						
Register	Value in Binary					
*ACC	0000000					
*B	0000000					
*PSW	0000000					
SP	00000111					
DPTR						
DPH	0000000					
DPL	0000000					
*P0	11111111					
*P1	11111111					
*P2	11111111					
*P3	11111111					
*IP	8051 XXX00000,					
	8052 XX000000					
*IE	8051 0XX00000,					
	8052 0X000000					
TMOD	00000000					
*TCON	00000000					
*+T2CON	0000000					
THO	0000000					
TLO	0000000					
TH1	0000000					
TL1	0000000					
+ TH2	0000000					
+TL2	0000000					
+RCAP2H	0000000					
+RCAP2L	0000000					
*SCON	0000000					
SBUF	Indeterminate					
PCON	HMOS 0XXXXXXX					
	CHMOS 0XXX0000					

X = Undefined

^{* =} Bit Addressable

 $^{+ = 8052 \}text{ only}$



SFR MEMORY MAP

) 1 II	MEMORY	MAC		8 Bytes			
F8							
F0	В						
E8							
Ξ0	ACC						
D8							
00	PSW						
28	T2CON		RCAP2L	RCAP2H	TL2	TH2	
00							
38	IP			·			
30	P3						
48	ΙE						
40	P2						
98	SCON	SBUF					
90	P1						
88	TCON	TMOD	TLO	TL1	THO	TH1	
30	P0	SP	DPL	DPH			PCON
	<u></u>		***************************************	Figure 5		•	<u> </u>

Bit Addressable



Those SFRs that have their bits assigned for various functions are listed in this section. A brief description of each bit is provided for quick reference. For more detailed information refer to the Architecture Chapter of this book.

PSW: PROGRAM STATUS WORD, BIT ADDRESSABLE.

CY	AC	F0	RS1	RS0	OV	_	Р		
CY	PSW.7	Carry Fla	ag.						
AC	PSW.6	Auxiliary	Carry Flag	;.					
F0	PSW.5	Flag 0 av	ailable to th	ne user for g	eneral purp	ose.			
RS1	PSW.4	Register	Bank selecto	or bit 1 (SEI	NOTE 1)				
RS0	PSW.3	Register	Bank selecto	or bit 0 (SEI	NOTE 1)				
ov	PSW.2	Overflow	Flag.						
_	PSW.1	User defi	nable flag.						
P	PSW.0		g. Set/cleare the accum	ed by hardw ulator.	are each ins	struction c	ycle to ind	icate an odd	/ever

NOTE:

1. The value presented by RS0 and RS1 selects the corresponding register bank.

RS1	R\$0	Register Bank	Address
0	0	0	00H-07H
0	1	1	08H-0FH
1	0	2	10H-17H
1	1	3	18H-1FH

PCON: POWER CONTROL REGISTER, NOT BIT ADDRESSABLE.

SMOD	 _	–	GF1	GF0	PD	IDL

SMOD Double baud rate bit. If Timer 1 is used to generate baud rate and SMOD = 1, the baud rate is doubled when the Serial Port is used in modes 1, 2, or 3.

- Not implemented, reserved for future use.*
- Not implemented, reserved for future use.*
- Not implemented, reserved for future use.*
- GF1 General purpose flag bit.
- GF0 General purpose flag bit.
- PD Power Down bit. Setting this bit activates Power Down operation in the 80C51BH. (Available only in CHMOS).
- IDL Idle Mode bit. Setting this bit activates Idle Mode operation in the 80C51BH. (Available only in CHMOS).

If 1s are written to PD and IDL at the same time, PD takes precedence.

*User software should not write 1s to reserved bits. These bits may be used in future MCS-51 products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1.



INTERRUPTS:

In order to use any of the interrupts in the MCS-51, the following three steps must be taken.

- 1. Set the EA (enable all) bit in the IE register to 1.
- 2. Set the corresponding individual interrupt enable bit in the IE register to 1.
- 3. Begin the interrupt service routine at the corresponding Vector Address of that interrupt. See Table below.

Interrupt Source	Vector Address
IE0	0003H
TF0	000BH
IE1	0013H
TF1	001BH
RI&TI	0023H
TF2 & EXF2	002BH

In addition, for external interrupts, pins $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ (P3.2 and P3.3) must be set to 1, and depending on whether the interrupt is to be level or transition activated, bits IT0 or IT1 in the TCON register may need to be set to 1.

ITx = 0 level activated

ITx = 1 transition activated

IE: INTERRUPT ENABLE REGISTER, BIT ADDRESSABLE,

If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled.

EA	<u> </u>	ET2	ES	ET1	EX1	ET0	EX0)
EA	IE.7							lged. If EA = 1, each interrupt ts enable bit.
	IE.6	Not impler	nented, re	served for	future use.*			
ET2	IE.5	Enable or	disable the	Timer 2 o	verflow or	capture inte	errupt (805	2 only).
ES	IE.4	Enable or	disable the	serial port	interrupt.			
ET1	IE.3	Enable or	disable the	Timer 1 o	verflow int	errupt.		
EX1	IE.2	Enable or	disable Ex	ternal Inter	rrupt 1.			
ET0	IE.1	Enable or	disable the	Timer 0 o	verflow int	errupt.		
EX0	IE.0	Enable or	disable Ex	ternal Inter	rrupt 0.			

^{*}User software should not write 1s to reserved bits. These bits may be used in future MCS-51 products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1.



ASSIGNING HIGHER PRIORITY TO ONE OR MORE INTERRUPTS:

In order to assign higher priority to an interrupt the corresponding bit in the IP register must be set to 1.

Remember that while an interrupt service is in progress, it cannot be interrupted by a lower or same level interrupt.

PRIORITY WITHIN LEVEL:

Priority within level is only to resolve simultaneous requests of the same priority level.

From high to low, interrupt sources are listed below:

IE0

TF0

IE1

TF1

RI or TI TF2 or EXF2

IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt has a lower priority and if the bit is 1 the corresponding interrupt has a higher priority.

_	_	PT2	PS	PT1	PX1	PT0	PX0
	IP. 7 No	t implemen	ted, reser	ved for futu	re use.*		····
	IP. 6 No	t implemen	ted, reser	ved for futu	re use.*		
PT2	IP. 5 De	fines the Ti	mer 2 int	errupt prior	ity level (80)52 only).	
PS	IP. 4 De	fines the Se	rial Port	interrupt pr	riority level.		
PT1	IP. 3 De	fines the Ti	mer 1 int	errupt prior	rity level.		
PX1	IP. 2 De	fines Extern	nal Intern	apt 1 priori	ty level.		
PT0	IP. 1 De	fines the T	mer 0 int	errupt prior	rity level.		
PX0	IP. 0 De	fines the E	xternal In	terrupt 0 pr	riority level.		

^{*}User software should not write 1s to reserved bits. These bits may be used in future MCS-51 products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1.




TCON: TIMER/COUNTER CONTROL REGISTER. BIT ADDRESSABLE.

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
								1

- TF1 TCON. 7 Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware as processor vectors to the interrupt service routine.
- TR1 TCON. 6 Timer 1 run control bit. Set/cleared by software to turn Timer/Counter 1 ON/OFF.
- TFO TCON. 5 Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine.
- TRO TCON. 4 Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF.
- IE1 TCON. 3 External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected.

 Cleared by hardware when interrupt is processed.
- IT1 TCON. 2 Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.
- IEO TCON. 1 External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed.
- ITO TCON. 0 Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.

TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE.



- GATE When TRx (in TCON) is set and GATE = 1, TIMER/COUNTERx will run only while INTx pin is high (hardware control). When GATE = 0, TIMER/COUNTERx will run only while TRx = 1 (software control).
- C/\overline{T} Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from Tx input pin).
- M1 Mode selector bit. (NOTE 1)
- M0 Mode selector bit. (NOTE 1)

NOTE 1:

M1	MO	Ope	rating Mode
0	0	0	13-bit Timer (MCS-48 compatible)
0	1	1	16-bit Timer/Counter
1	0	2	8-bit Auto-Reload Timer/Counter
1	1	3	(Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits, TH0 is an 8-bit Timer and is controlled by Timer 1 control bits.
1	1	3	(Timer 1) Timer/Counter 1 stopped.



TIMER SET-UP

Tables 3 through 6 give some values for TMOD which can be used to set up Timer 0 in different modes.

It is assumed that only one timer is being used at a time. If it is desired to run Timers 0 and 1 simultaneously, in any mode, the value in TMOD for Timer 0 must be ORed with the value shown for Timer 1 (Tables 5 and 6).

For example, if it is desired to run Timer 0 in mode 1 GATE (external control), and Timer 1 in mode 2 COUNTER, then the value that must be loaded into TMOD is 69H (09H from Table 3 ORed with 60H from Table 6).

Moreover, it is assumed that the user, at this point, is not ready to turn the timers on and will do that at a different point in the program by setting bit TRx (in TCON) to 1.

TIMER/COUNTER 0

As a Timer:

Table 3

		TMOD			
MODE	TIMER 0 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)		
0	13-bit Timer	00H	08H		
1	16-bit Timer	01H	09H		
2	8-bit Auto-Reload	02H	0AH		
3	two 8-bit Timers	03H	0BH		

As a Counter:

Table 4

		TMOD			
MODE	COUNTER 0 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)		
0	13-bit Timer	04H	осн		
1	16-bit Timer	05H	ODH		
2	8-bit Auto-Reload	06H	0EH		
3	one 8-bit Counter	07H	0FH		

NOTES:

1. The Timer is turned ON/OFF by setting/clearing bit TR0 in the software.

2. The Timer is turned ON/OFF by the 1 to 0 transition on $\overline{\text{INT0}}$ (P3.2) when TR0 = 1 (hardware control).



TIMER/COUNTER 1

As a Timer:

Table 5

		TMOD			
MODE	TIMER 1 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)		
0	13-bit Timer	00Н	80H		
1	16-bit Timer	10H	90H		
2	8-bit Auto-Reload	20H	A0H		
3	does not run	30H	ВОН		

As a Counter:

Table 6

		TMOD			
MODE	COUNTER 1 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)		
0	13-bit Timer	40H	СОН		
1	16-bit Timer	50H	D0H		
2	8-bit Auto-Reload	60H	E0H		
3	not available	_	_		

1. The Timer is turned ON/OFF by setting/clearing bit TR1 in the software.

2. The Timer is turned ON/OFF by the 1 to 0 transition on INT1 (P3.3) when TR1 = 1 (hardware control).



T2CON: TIMER/COUNTER 2 CONTROL REGISTER. BIT ADDRESSABLE

8052 Only

TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
TF2	T2CON			flag set by		e and clea	ared by softw
EXF2	T2CON	T2EX,	and EXE	$\sqrt{12} = 1. \text{ Wh}$	en Timer	2 interrup	reload is cau ot is enabled, i 2 must be clea
RCLK	T2CON						Port to use T Timer 1 over
TLCK	T2CON	transm					Port to use I uses Timer I
EXEN2	T2CON	negativ	e transitio	enable flag. on on T2E2 ses Timer 2	K if Tim	ier 2 is r	a capture or not being us T2EX.
TR2	T2CON	. 2 Softwa	re START	/STOP cont	rol for T	imer 2. A	logic 1 starts
$C/\overline{T2}$	T2CON	. 1 Timer	or Counter	select.			
		0 = I1	nternal Tin	ner. 1 = Ex	ternal Ev	ent Count	er (falling ed
CP/RL2	T2CON	EXEN negativ	2 = 1. W we transition	hen cleared ns at T2EX	, Auto-R when EX	leloads wi EN2 = 1	occur on ne ll occur eithe . When eithe to-Reload on



TIMER/COUNTER 2 SET-UP

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the Timer on.

As a Timer:

Table 7

	T2CON				
MODE	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)			
16-bit Auto-Reload	00H	08H			
16-bit Capture	01H	09H			
BAUD rate generator receive & transmit same baud rate	34H	36H			
receive only	24H	26H			
transmit only	14H	16H			

As a Counter:

Table 8

	TMOD				
MODE	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)			
16-bit Auto-Reload 16-bit Capture	02H 03H	0AH 0BH			

NOTES:

1. Capture/Reload occurs only on Timer/Counter overflow.

Capture/Reload occurs on Timer/Counter overflow and a 1 to 0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generating mode.



SCON: SERIAL PORT CONTROL REGISTER. BIT ADDRESSABLE.

SMO	SM1	SM2	REN	TB8	RB8	TI	Ri	
SM0	SCON. 7	Serial Port me	ode specifies	. (NOTE	l).			•
SM1	SCON. 6	Serial Port me	ode specifier	. (NOTE	l).			
SM2	SCON. 5	to 1 then RI v	vill not be a not be activa	ctivated if t	he received	9th data	bit (RB	3. In mode 2 or 3, if SM2 is se 8) is 0. In mode 1, if SM2 = 1 In mode 0, SM2 should be 0
REN	SCON. 4	Set/Cleared b	y software t	o Enable/I	Disable rece	ption.		
TB8	SCON. 3	The 9th bit th	at will be to	ansmitted	in modes 2	& 3. Set	/Cleared	l by software.
RB8	SCON. 2	In modes 2 & that was recei					node 1, i	f SM2 = 0, RB8 is the stop bi

TI SCON. 1 Transmit interrupt flag. Set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in the other modes. Must be cleared by software.

RI SCON. 0 Receive interrupt flag. Set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bit time in the other modes (except see SM2). Must be cleared by software.

NOTE 1:

SM0	SM1	Mode	Description	Baud Rate
0	0	0	SHIFT REGISTER	Fosc./12
0	1	1	8-Bit UART	Variable
1	0	2	9-Bit UART	Fosc./64 OR
				Fosc./32
1	1	3	9-Bit UART	Variable

SERIAL PORT SET-UP:

Table 9

MODE	SCON	SM2 VARIATION
0 1 2 3	10H 50H 90H D0H	Single Processor Environment (SM2 = 0)
0 1 2 3	NA 70H B0H F0H	Multiprocessor Environment (SM2 = 1)

GENERATING BAUD RATES

Serial Port in Mode 0:

Mode 0 has a fixed baud rate which is 1/12 of the oscillator frequency. To run the serial port in this mode none of the Timer/Counters need to be set up. Only the SCON register needs to be defined.

Baud Rate =
$$\frac{\text{Osc Freq}}{12}$$

Serial Port in Mode 1:

Mode 1 has a variable baud rate. The baud rate can be generated by either Timer 1 or Timer 2 (8052 only).



USING TIMER/COUNTER 1 TO GENERATE BAUD RATES:

For this purpose, Timer 1 is used in mode 2 (Auto-Reload). Refer to Timer Setup section of this chapter.

Baud Rate =
$$\frac{K \times \text{Oscillator Freq.}}{32 \times 12 \times [256 - (\text{TH1})]}$$

If SMOD = 0, then K = 1. If SMOD = 1, then K = 2. (SMOD is the PCON register).

Most of the time the user knows the baud rate and needs to know the reload value for TH1. Therefore, the equation to calculate TH1 can be written as:

TH1 =
$$256 - \frac{K \times Osc Freq.}{384 \times baud rate}$$

TH1 must be an integer value. Rounding off TH1 to the nearest integer may not produce the desired baud rate. In this case, the user may have to choose another crystal frequency.

Since the PCON register is not bit addressable, one way to set the bit is logical ORing the PCON register. (ie, ORL PCON, #80H). The address of PCON is 87H.

USING TIMER/COUNTER 2 TO GENERATE BAUD RATES:

For this purpose, Timer 2 must be used in the baud rate generating mode. Refer to Timer 2 Setup Table in this chapter. If Timer 2 is being clocked through pin T2 (P1.0) the baud rate is:

And if it is being clocked internally the baud rate is:

Baud Rate =
$$\frac{\text{Osc Freq}}{32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$$

To obtain the reload value for RCAP2H and RCAP2L the above equation can be rewritten as:

RCAP2H, RCAP2L =
$$65536 - \frac{\text{Osc Freq}}{32 \times \text{Baud Rate}}$$

SERIAL PORT IN MODE 2:

The baud rate is fixed in this mode and is $\frac{1}{32}$ or $\frac{1}{64}$ of the oscillator frequency depending on the value of the SMOD bit in the PCON register.

In this mode none of the Timers are used and the clock comes from the internal phase 2 clock.

SMOD = 1, Baud Rate = $\frac{1}{32}$ Osc Freq.

SMOD = 0, Baud Rate = $\frac{1}{64}$ Osc Freq.

To set the SMOD bit: ORL PCON, #80H. The address of PCON is 87H.

SERIAL PORT IN MODE 3:

The baud rate in mode 3 is variable and sets up exactly the same as in mode 1.



MCS®-51 INSTRUCTION SET

Table 10, 8051 Instruction Set Summary

Interrupt Response Time: Refer to Hardware Description Chapter.

Instructions that Affect Flag Settings(1)

Instruction	Flag		J	Instruction		Flag	Flag	
	С	OV	AC		С	OV	AC	
ADD	Х	Х	Х	CLR C	0			
ADDC	Х	X	Х	CPL C	Х			
SUBB	Х	Х	Х	ANL C,bit	Х			
MUL	0	Х		ANL C,/bit	Х			
DIV	0	Х		ORL C,bit	Х			
DA	Х			ORL C,bit	Х			
RRC	Х			MOV C,bit	Х			
RLC	Х			CJNE	Х			
SETB C	1							

(1)Note that operations on SFR byte address 208 or bit addresses 209-215 (i.e., the PSW or bits in the PSW) will also affect flag settings.

Note on instruction set and addressing modes:

Rn	— Register R7-R0 of the currently se-
	lected Register Bank.
direct	- 8-bit internal data location's address.
	This could be an Internal Data RAM
	location (0-127) or a SFR [i.e., I/O
	port, control register, status register, etc. (128-255)].
@Ri	— 8-bit internal data RAM location (0-
e Id	•
	255) addressed indirectly through reg-
	ister R1 or R0.
#data	 8-bit constant included in instruction.
#data 16	6 — 16-bit constant included in instruction.
addr 16	— 16-bit destination address. Used by
	LCALL & LJMP. A branch can be
	anywhere within the 64K-byte Pro-
	gram Memory address space.
addr 11	
auui II	•
	ACALL & AJMP. The branch will be
	within the same 2K-byte page of pro-

following instruction.

lowing instruction.

rel

bit

gram memory as the first byte of the

 Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the fol-

Direct Addressed bit in Internal Data

RAM or Special Function Register.

Mne	monic	Description	Byte	Oscillator Period
ARITH	METIC OPI	RATIONS		
ADD	A,Rn	Add register to Accumulator	1	12
ADD	A,direct	Add direct byte to	2	12
ADD	A,@Ri	Accumulator Add indirect RAM	1	12
ADD	A,#data	to Accumulator Add immediate data to	2	12
ADDC	A,Rn	Accumulator Add register to Accumulator with Carry	1	12
ADDC	A,direct	Add direct byte to Accumulator	2	12
ADDC	A,@Ri	with Carry Add indirect RAM to Accumulator	1	12
ADDC	A,#data	with Carry Add immediate data to Acc with Carry	2	12
SUBB	A,Rn	Subtract Register from Acc with	1	12
SUBB	A,direct	Subtract direct byte from Acc with borrow	2	12
SUBB	A,@Ri	Subtract indirect RAM from ACC with borrow	1	12
SUBB	A,#data	Subtract immediate data from Acc with borrow	2	12
INC	A	Increment Accumulator	1	12
INC INC	Rn direct	Increment register Increment direct byte	1 2	12 12
INC	@Ri	Increment direct	1	12
DEC	Α	Decrement Accumulator	1	12
DEC	Rn	Decrement Register	1	12
DEC	direct	Decrement direct	2	12
DEC	@Ri	Decrement indirect RAM	1	12

All mnemonics copyrighted @Intel Corporation 1980



Table 10. 8051 Instruction Set Summary (Continued)

M	nemonic	Description	Byte	Oscillator Period
ARITI	HMETIC OPER	ATIONS (Continue	4)	
INC	DPTR	Increment Data	u, 1	24
	D	Pointer	•	27
MUL	AB	Multiply A & B	1	48
DIV	AB	Divide A by B	i	48
DA	A	Decimal Adjust	;	12
UA	^	Accumulator	1	12
LOGI	CAL OPERATI			
	A,Rn	AND Register to	1	12
ANL	д,пн	Accumulator	1	12
ANII	A,direct	AND direct byte	2	12
MILE	A,GII OCI	to Accumulator	2	12
ABII	A.@Ri		1	40
ANL	A,@HI	AND indirect	1	12
		RAM to		
		Accumulator	_	
ANL	A, # data	AND immediate	2	12
		data to		
		Accumulator		
ANL	direct,A	AND Accumulator	2	12
		to direct byte		
ANL	direct, # data	AND immediate	3	24
		data to direct byte		
ORL	A,Rn	OR register to	1	12
		Accumulator		
ORL	A,direct	OR direct byte to	2	12
		Accumulator		
ORL	A,@Ri	OR indirect RAM	1	12
		to Accumulator		
ORL	A, #data	OR immediate	2	12
	,	data to		
		Accumulator		
ORL	direct,A	OR Accumulator	2	12
		to direct byte	_	
ORL	direct. # data	OR immediate	3	24
		data to direct byte	-	
XRL	A Ro	Exclusive-OR	1	12
/\.	, 4,	register to	•	
		Accumulator		
VDI	A.direct	Exclusive-OR	2	12
ALL	A, all ect	direct byte to	~	12
		Accumulator		
VDI	A,@Ri	Exclusive-OR	1	12
ANL	A,eni	indirect RAM to	'	12
		Accumulator		
XRL	A.#data	Exclusive-OR	2	10
VLIF	n, #udiä		2	12
		immediate data to		
		Accumulator	_	
XRL	direct,A	Exclusive-OR	2	12
		Accumulator to		
l		direct byte		
XRL	direct, #data		3	24
		immediate data		
		to direct byte		
CLR	Α	Clear	1	12
		Accumulator		
CPL	Α	Complement	1	12
l		Accumulator		

Mr	nemonic	Description	Byte	Oscillator Period
LOGIC	AL OPERATIO	NS (Continued)		
RL	Α	Rotate	1	12
11.2	^	Accumulator Left	•	
RLC			4	12
HLU	A	Rotate	1	12
		Accumulator Left		
		through the Carry		
RR	Α	Rotate	1	12
		Accumulator		
		Right		
RRC	Α	Rotate	1	12
	• •	Accumulator	•	
		Right through		
		the Carry		
SWAP	A	Swap nibbles	1	12
		within the		
		Accumulator		
DATA	TRANSFER			
MOV		Move	1	12
	,	register to	•	
		•		
		Accumulator	_	
MOV	A, direct	Move direct	2	12
		byte to		
		Accumulator		
MOV	A,@Ri	Move indirect	1	12
	•	RAM to		
		Accumulator		
MOV	A # data		2	12
MOV	A, # data	Move	2	12
		immediate		
İ		data to		
l		Accumulator		
MOV	Rn,A	Move	1	12
]		Accumulator		
		to register		
MOV	Rn,direct	•	2	24
IVICV	mii,uiieçi	Move direct	2	24
		byte to		
		register		
MOV	Rn,#data	Move	2	12
		immediate data		
		to register		
MOV	direct.A	Move	2	12
"""	an oct,r	Accumulator	-	
моч	diament Da	to direct byte	_	
MOV	direct,Rn	Move register	2	24
		to direct byte		
MOV	direct,direct	Move direct	3	24
1		byte to direct		
MOV	direct,@Ri	Move indirect	2	24
		RAM to	-	
1				
		direct byte	_	
MOV	direct, # data		3	24
1		immediate data		
1		to direct byte		
MOV	@Ri,A	Move	1	12
l	•	Accumulator to		
		indirect RAM		
1		HOHECL NAM		

All mnemonics copyrighted © Intel Corporation 1980



Table 10. 8051 Instruction Set Summary (Continued)

<u> </u>				Oscillator
, A	Anemonic	Description	Byte	Period
	TRANSFER (Con	tinued)		
MOV	@Ri,direct	Move direct	2	24
		byte to		
		indirect RAM		
MOV	@Ri,#data	Move	2	12
		immediate		
		data to		
	DDTD # 4-4-40	indirect RAM	_	•
MOV	DPTR,#data16		3	24
		Pointer with a		
MOVC	A.@A+DPTR	16-bit constant Move Code		24
MOVC	A, WATUFIN	byte relative to	1	24
		DPTR to Acc		
MOVC	A,@A+PC	Move Code	1	24
1.4000	A, WATEU	byte relative to	•	24
		PC to Acc		
моух	A.@Ri	Move	1	24
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	External	•	
		RAM (8-bit		
		addr) to Acc		
MOVX	A,@DPTR	Move	1	24
	.,	External	-	
		RAM (16-bit		
		addr) to Acc		
MOVX	@Ri,A	Move Acc to	1	24
		External RAM		
		(8-bit addr)		
MOVX	@DPTR,A	Move Acc to	1	24
		External RAM		
		(16-bit addr)		
PUSH	direct	Push direct	2	24
		byte onto		
		stack		
POP	direct	Pop direct	2	24
		byte from		
VO	4.5-	stack		40
XCH	A,Rn	Exchange	1	12
		register with		
хсн	A,direct	Accumulator	•	40
IVOH	A,OHECE	Exchange direct byte	2	12
1		direct byte with		
		Accumulator		
хсн	A,@Ri	Exchange	1	12
	, ,, 4, 11	indirect RAM	•	142
1		with		
		Accumulator		
XCHD	A,@Ri	Exchange low-	1	12
		order Digit	•	
		indirect RAM		
		with Acc		

Mner	nonic	Description	Byte	Oscillator Period
BOOLE	AN VARIA	BLE MANIPULATION	ON	
CLR	С	Clear Carry	1	12
CLR	bit	Clear direct bit	2	12
SETB	C	Set Carry	1	12
SETB	bit	Set direct bit	2	12
CPL	С	Complement Carry	1	12
CPL	bit	Complement direct bit	2	12
ANL	C,bit	AND direct bit to CARRY	2	24
ANL	C,/bit	AND complement of direct bit to Carry	2	24
ORL	C,bit	OR direct bit to Carry	2	24
ORL	C,/bit	OR complement of direct bit to Carry	2	24
MOV	C,bit	Move direct bit to Carry	2	12
MOV	bit,C	Move Carry to	2	24
1C	rel	Jump if Carry	2	24
JNC	rel	Jump if Carry not set	2	24
JB	bit,rel	Jump if direct Bit is set	3	24
JNB	bit,rel	Jump if direct Bit is Not set	3	24
JBC	bit,rel	Jump if direct Bit is set & clear bit	3	24
PROGR	AM BRAN			
ACALL		Absolute Subroutine Call	2	24
LCALL	addr16	Long Subroutine Call	3	24
RET		Return from Subroutine	1	24
RETI		Return from interrupt	1	24
AJMP	addr11	Absolute Jump	2	24
LJMP SJMP	addr16 rel	Long Jump Short Jump (relative addr)	3 2	24 24

All mnemonics copyrighted © Intel Corporation 1980



Table 10. 8051 Instruction Set Summary (Continued)

Mr	nemonic	Description	Byte	Oscillator Period
PROGI				
JMP	@A+DPTR	Jump indirect relative to the	1	24
•		DPTR		
JΖ	rel	Jump if	2	24
		Accumulator		
		is Zero		
JNZ	rel	Jump if	2	24
		Accumulator		
		is Not Zero	_	
CUNE	A,direct,rel	Compare	3	24
		direct byte to		
i		Acc and Jump		
		if Not Equal		
CINE	A,#data,rel	Compare	3	24
		immediate to		
		Acc and Jump		
1		if Not Equal		

M	nemonic	Description	Byte	Oscillator Period
PROGI	RAM BRANCHII	NG (Continued)		
CJNE	Rn, # data,rel	Compare immediate to register and Jump if Not	3	24
		Equal		
CJNE	@Ri, # data,rel	Compare immediate to indirect and Jump if Not Equal	3	24
DJNZ	Rn,rel	Decrement register and Jump if Not Zero	2	24
DJNZ	direct,rel	Decrement direct byte and Jump if Not Zero	3	24
NOP		No Operation	1	12

All mnemonics copyrighted ©Intel Corporation 1980



Table 11. Instruction Opcodes in Hexadecimal Order

Hex Code	Number of Bytes	Mnemonic	Operands
00	1	NOP	
01	2	AJMP	code addr
02	3	LJMP	code addr
03	1	RR	A
04	1	INC	Α
05	2	INC	data addr
06	1	INC	@R0
07	1	INC	@R1
08	1	INC	R0
09	1	INC	R1
0A	1	INC	R2
0B	1	INC	R3
OC.	1	INC	R4
0D	1	INC	R5
0E	1	INC	R6
0F	1	INC	R7
10	3	JBC	bit addr, code addr
11	2	ACALL	code addr
12	3	LCALL	code addr
13	1	RRC	A
14	1	DEC	A
15	2	DEC	data addr
16	1	DEC	@R0
17	1	DEC	@R1
18	1	DEC	R0
19	1	DEC	R1
1A	1	DEC	R2
1B	1	DEC	R3
1C	1	DEC	R4
1D	1	DEC	R5
1E	1	DEC	R6
1F	1 3	DEC	R7
20	2	JB	bit addr, code addr
21 22	1	AJMP RET	code addr
23	1	RL	A
24	2	ADD	A, # data
25	2	ADD	A,data addr
26	1	ADD	A,@R0
27	i	ADD	A,@R1
28	i	ADD	A,R0
29	i	ADD	A,R1
2A	i	ADD	A,R2
2B	i	ADD	A,R3
2C	1	ADD	A,R4
2D	1	ADD	A,R5
2E	1	ADD	A,R6
2F	1	ADD	A,R7
30	3	JNB	bit addr, code addr
31	2	ACALL	code addr
32	1	RETI	

Hex Code	Number of Bytes	Mnemonic	Operands
33	1	RLC	A
34	2	ADDC	A.#data
35	2	ADDC	A.data addr
36	1	ADDC	A,@R0
37	1	ADDC	A,@R1
38	1	ADDC	A,R0
39	1	ADDC	A,R1
3A	1	ADDC	A,R2
3B	1	ADDC	A,R3
3C	1	ADDC	A,R4
3D	1	ADDC	A,R5
3E	1	ADDC	A,R6
3F	1	ADDC	A,R7
40	2	JC	code addr
41	2	AJMP	code addr
42	2	ORL	data addr, A
43	3	ORL	data addr, # data
44	2	ORL	A, # data
45	2	ORL	A,data addr
46	1	ORL	A.@R0
47	1	ORL	A,@R1
48	1	ORL	A,R0
49	i	ORL	A,R1
4A	i	ORL	A,R2
4B	1	ORL	A,R3
4C	1	ORL	A,R4
4D	1	ORL	A,R5
4E	1	ORL	A,R6
4F	1	ORL	A,R7
50	2	JNC	code addr
51	2	ACALL	code addr
52	2	ANL	data addr,A
53	3	ANL	data addr, # data
54	2	ANL	A, # data
55	2	ANL	A,data addr
56	1	ANL	A,@R0
57	1	ANL	A,@R1
58	i	ANL	A,R0
59	i	ANL	A,R1
5A	i	ANL	A,R2
5B	i	ANL	A,R3
5C	1	ANL	A,R4
5D	i	ANL	A,R5
5E	1	ANL	A,R6
5E 5F	1	ANL	A.R7
60	2	JZ	code addr
61	2	AJMP	code addr
62	2	XRL	data addr,A
63	3	XRL	data addr, # data
64	2	XRL	A,#data
65	2	XRL	•
00		VUL	A,data addr



Table 11. Instruction Opcodes in Hexadecimal Order (Continued)

Hex Code	Number of Bytes	Mnemonic	Operands
66	1	XRL	A,@R0
67	1	XRL	A,@R1
68	1	XRL	A,R0
69	1	XRL	A,R1
6A	1	XRL	A,R2
6B	1	XRL	A,R3
6C	1	XRL	A,R4
6D	1	XRL	A,R5
6E	1	XRL	A,R6
6F	1	XRL	A,R7
70	2	JNZ	code addr
71	2	ACALL	code addr
72	2	ORL	C,bit addr
73	1	JMP	@A+DPTR
74	2	MOV	A, # data
75	3	MOV	data addr, #data
76	2	MOV	@R0,#data
77	2	MOV	@R1,#data
78	2	MOV	R0, #data
79	2	MOV	R1,#data
7A	2	MOV	R2,#data
7B	2	MOV	R3, # data
7C	2	MOV	R4,#data
7D	2	MOV	R5,#data
7E	2	MOV	R6,#data
7F	2	MOV	R7,#data
80	2	SJMP	code addr
81	2	AJMP	code addr
82	2	ANL	C,bit addr
83	1	MOVC	A,@A + PC
84	1	DIV	AB
85	3	MOV	data addr. data addr
86	2	MOV	data addr.@R0
87	2	MOV	data addr,@R1
88	2	MOV	data addr.R0
89	2	MOV	data addr,R1
8A	2	MOV	data addr,R2
8B	2	MOV	data addr,R3
8C	2	MOV	data addr.R4
8D	2	MOV	data addr,R5
8E	2	MOV	data addr,R6
8F	2	MOV	data addr.R7
90	3	MOV	DPTR,#data
91	2	ACALL	code addr
92	2	MOV	bit addr,C
93	1	MOVC	A,@A+DPTR
94	2	SUBB	A,#data
95	2	SUBB	A,data addr
96	1	SUBB	A.@R0
97	i	SUBB	A,@R1
98	1	SUBB	A,R0
	'		

Added	illiai Orde	(COHUNGE	
Hex Code	Number of Bytes	Mnemonic	Operands
99	1	SUBB	A,R1
9A	1	SUBB	A,R2
9B	1	SUBB	A,R3
9C	1	SUBB	A,R4
9D	1	SUBB	A,R5
9E	1	SUBB	A,R6
9F	1	SUBB	A,R7
A0	2	ORL	C,/bit addr
A1	2	AJMP	code addr
A2	2	MOV	C,bit addr
A3	1	INC	DPTR
A4	1	MUL	AB
A5		reserved	Ī
A6	2	MOV	@R0,data addr
A7	2	MOV	@R1,data addr
A8	2	MOV	R0,data addr
A9	2	MOV	R1,data addr
AA	2	MOV	R2,data addr
AB	2	MOV	R3,data addr
AC	2	MOV	R4,data addr
AD	2	MOV	R5,data addr
AE	2	MOV	R6,data addr
AF	2	MOV	R7,data addr
B0	2	ANL	C,/bit addr
B1	2	ACALL	code addr
B2	2	CPL	bit addr
B3	1	CPL	C
B4	3	CJNE	A, #data,code addr
B5	3	CJNE	A,data addr,code addr
B6	3	CJNE	@R0, #data,code addr
B7	3	CJNE	@R1,#data,code addr
B8	3	CJNE	R0, # data, code addr
B9	3	CJNE	R1,#data,code addr
BA	3	CJNE	R2, # data, code addr
BB	3	CJNE	R3, # data, code addr
BC	3	CJNE	R4, # data, code addr
BD	3	CJNE	R5, # data, code addr
BE	3	CJNE	R6, # data, code addr
BF	3	CJNE	R7,#data,code addr
CO	2	PUSH	data addr
C1	2	AJMP	code addr
C2	2	CLR	bit addr
C3	1	CLR SWAP	C A
C4 CE	2		
C5	_	XCH	A,data addr
C6	1	XCH	A,@R0
C7	1	XCH	A,@R1
C8	1	XCH	A,R0
C9	1	XCH	A,R1
CA	1	XCH	A,R2
CB	1	XCH	A,R3



Table 11. Instruction Opcodes in Hexadecimal Order (Continued)

			istruction Opcodes
Hex Code	Number of Bytes	Mnemonic	Operands
CC	1	XCH	A,R4
CD	1	XCH	A,R5
CE	1	XCH	A,R6
CF	1	XCH	A,R7
D0	2	POP	data addr
D1	2	ACALL	code addr
D2	2	SETB	bit addr
D3	1	SETB	С
D4	1	DA	A
D5	3	DJNZ	data addr,code addr
D6	1	XCHD	A,@R0
D7	1	XCHD	A,@R1
D8	2	DJNZ	R0,code addr
D9	2	DJNZ	R1,code addr
DA	2	DJNZ	R2,code addr
DB	2	DJNZ	R3,code addr
DC	2	DJNZ	R4,code addr
DD	2	DJNZ	R5,code addr
DE	2	DJNZ	R6,code addr
DF	2	DJNZ	R7,code addr
E0	1	MOVX	A,@DPTR
E1	2	AJMP	code addr
E2	1	MOVX	A,@R0
E3	1	MOVX	A,@R1
E4	1	CLR	A
E5	2	MOV	A,data addr

Hex	Number	Manage	0
Code	of Bytes	Mnemonic	Operands
E6	1	MOV	A,@R0
E7	1	MOV	A,@R1
E8	1	MOV	A,R0
E9	1	MOV	A,R1
EA	1	MOV	A,R2
EB	1	MOV	A,R3
EC	1	MOV	A,R4
ED	1	MOV	A,R5
EE	1	MOV	A,R6
EF	1	MOV	A,R7
F0	1	MOVX	@DPTR,A
F1	2	ACALL	code addr
F2	1	MOVX	@R0,A
F3	1	MOVX	@R1,A
F4	1	CPL	Α
F5	2	MOV	data addr,A
F6	1	MOV	@R0,A
F7	1	MOV	@R1,A
F8	1	MOV	R0,A
F9	1	MOV	R1,A
FA	1	MOV	R2,A
FB	1	MOV	R3,A
FC	1	MOV	R4,A
FD	1	MOV	R5,A
FE	1	MOV	R6,A
FF	1	MOV	R7,A



INSTRUCTION DEFINITIONS

ACALL addr11

Function: Absolute Call

Description: ACALL unconditionally calls a subroutine located at the indicated address. The instruction

increments the PC twice to obtain the address of the following instruction, then pushes the 16-bit result onto the stack (low-order byte first) and increments the Stack Pointer twice. The destination address is obtained by successively concatenating the five high-order bits of the incremented PC, opcode bits 7-5, and the second byte of the instruction. The subroutine called must therefore start within the same 2K block of the program memory as the first byte of the

instruction following ACALL. No flags are affected.

Example: Initially SP equals 07H. The label "SUBRTN" is at program memory location 0345 H. After

executing the instruction,

ACALL SUBRTN

at location 0123H, SP will contain 09H, internal RAM locations 08H and 09H will contain

25H and 01H, respectively, and the PC will contain 0345H.

Bytes: 2

Cycles: 2

Encoding: a10 a9 a8 1 0 0 0 1

a7 a6 a5 a4 a3 a2 a1 a0

Operation: ACALL

 $(PC) \leftarrow (PC) + 2$ $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{7-0})$ $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{15-8})$ $(PC_{10-0}) \leftarrow page address$

ADD A, < src-byte >

Function:

Add

Description:

ADD adds the byte variable indicated to the Accumulator, leaving the result in the Accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occured.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.

Example:

The Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B). The instruction,

ADD A.RO

will leave 6DH (01101101B) in the Accumulator with the AC flag cleared and both the carry flag and OV set to 1.

ADD A,Rn

Bytes: 1

Cycles: 1

0010 1rrr

Operation:

Encoding:

ADD

1

 $(A) \leftarrow (A) + (Rn)$

ADD A.direct

Bytes: 2

Cycles:

Encoding:

0010 0101

direct address

Operation: ADD

 $(A) \leftarrow (A) + (direct)$

ADD A,@Ri

Bytes: 1 Cycles: 1

Encoding:

0010 011i

Operation: ADD

 $(A) \leftarrow (A) + ((R_i))$

ADD A,#data

Bytes: 2 **Cycles:** 1

Encoding:

0010 0100

immediate data

Operation: ADD

 $(A) \leftarrow (A) + \#data$

ADDC A, < src-byte >

Function: Add with Carry

Description:

ADDC simultaneously adds the byte variable indicated, the carry flag and the Accumulator contents, leaving the result in the Accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occured.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not out of bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.

Example:

The Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) with the carry flag set. The instruction,

ADDC A,R0

will leave 6EH (01101110B) in the Accumulator with AC cleared and both the Carry flag and OV set to 1.

ADDC A,Rn

Bytes: 1 Cycles: 1

Encoding: 0 0 1 1 1 rrr

Operation: ADDC

 $(A) \leftarrow (A) + (C) + (R_n)$

ADDC A, direct

Bytes: 2 **Cycles:** 1

Encoding: 0 0 1 1 0 1 0 1 direct address

Operation: ADDC

 $(A) \leftarrow (A) + (C) + (direct)$

ADDC A,@Ri

Bytes: 1 **Cycles:** 1

Encoding: 0 0 1 1 0 1 1 i

Operation: ADDC

 $(A) \leftarrow (A) + (C) + ((R_i))$

ADDC A,#data

Bytes: 2 **Cycles:** 1

Encoding: 0 0 1 1 0 1 0 0 immediate data

Operation: ADDC

 $(A) \leftarrow (A) + (C) + \#data$

AJMP addr11

Function: Absolute Jump

Description: AJMP transfers program execution to the indicated address, which is formed at run-time by

concatenating the high-order five bits of the PC (after incrementing the PC twice), opcode bits 7-5, and the second byte of the instruction. The destination must therefore be within the same

2K block of program memory as the first byte of the instruction following AJMP.

Example: The label "JMPADR" is at program memory location 0123H. The instruction,

AJMP JMPADR

is at location 0345H and will load the PC with 0123H.

Bytes: 2 **Cycles:**

a10 a9 a8 0 **Encoding:** 0001 a7 a6 a5 a4 a3 a2 a1 a0

Operation: **AJMP**

 $(PC) \leftarrow (PC) + 2$ $(PC_{10-0}) \leftarrow page address$

<dest-byte>,<src-byte> ANL

Function: Logical-AND for byte variables

Description: ANL performs the bitwise logical-AND operation between the variables indicated and stores

the results in the destination variable. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: If the Accumulator holds OC3H (11000011B) and register 0 holds 55H (01010101B) then the

instruction.

ANL A.RO

will leave 41H (01000001B) in the Accumulator.

When the destination is a directly addressed byte, this instruction will clear combinations of bits in any RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would either be a constant contained in the instruction or a value computed in the Accumulator at run-time. The instruction.

ANL P1.#01110011B

will clear bits 7, 3, and 2 of output port 1.

ANL A,Rn

Bytes: 1 Cycles: 1

Encoding: 0 1 0 1 1 rrr

Operation: ANL

 $(A) \leftarrow (A) \land (Rn)$

ANL A, direct

Bytes: 2 **Cycles:** 1

Encoding: 0 1 0 1 0 1 0 1 direct address

Operation: ANL

 $(A) \leftarrow (A) \land (direct)$

ANL A,@Ri

Bytes: 1
Cycles: 1

Encoding: 0 1 0 1 0 1 1 i

Operation: ANL

 $(A) \leftarrow (A) \land ((Ri))$

ANL A, #data

Bytes: 2
Cycles: 1

Encoding: 0 1 0 1 0 0 0 immediate data

Operation: ANL

 $(A) \leftarrow (A) \land \# data$

ANL direct,A

Bytes: 2 **Cycles:** 1

Encoding: 0 1 0 1 0 0 1 0 direct address

Operation: ANL

 $(direct) \leftarrow (direct) \land (A)$

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

ANL direct, # data

Bytes: 3

Cycles: 2

Encoding:

0101 0011

direct address

immediate data

Operation: ANL

(direct) ← (direct) ∧ #data

ANL C, < src-bit >

Function: Logical-AND for bit variables

Description: If the Boolean value of the source bit is a logical 0 then clear the carry flag; otherwise leave the

carry flag in its current state. A slash ("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the

source bit itself is not affected. No other flags are affected.

Only direct addressing is allowed for the source operand.

Example: Set the carry flag if, and only if, P1.0 = 1, ACC. 7 = 1, and OV = 0:

MOV C,P1.0 ;LOAD CARRY WITH INPUT PIN STATE

ANL C,ACC.7 ;AND CARRY WITH ACCUM. BIT 7

ANL C,/OV ;AND WITH INVERSE OF OVERFLOW FLAG

ANL C,bit

Bytes: 2

Cycles: 2

Encoding: 1 0 0 0 | 0 0 1 0 | bit address

Operation: ANL

 $(C) \leftarrow (C) \land (bit)$

ANL C,/bit

Bytes: 2

Cycles: 2

Encoding: 1 0 1 1 0 0 0 0 bit address

Operation: ANL

 $(C) \leftarrow (C) \land \neg$ (bit)



CJNE <dest-byte>, < src-byte>, rel

Function:

Compare and Jump if Not Equal.

Description:

CJNE compares the magnitudes of the first two operands, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned integer value of <dest-byte> is less than the unsigned integer value of <src-byte>; otherwise, the carry is cleared. Neither operand is affected.

The first two operands allow four addressing mode combinations: the Accumulator may be compared with any directly addressed byte or immediate data, and any indirect RAM location or working register can be compared with an immediate constant.

Example:

The Accumulator contains 34H. Register 7 contains 56H. The first instruction in the sequence.

```
CJNE R7,#60H, NOT_EQ; R7 = 60H.

NOT_EQ: JC REQ_LOW; IF R7 < 60H.

... ... ; R7 > 60H.
```

sets the carry flag and branches to the instruction at label NOT_EQ. By testing the carry flag, this instruction determines whether R7 is greater or less than 60H.

If the data being presented to Port 1 is also 34H, then the instruction,

WAIT: CJNE A,P1,WAIT

clears the carry flag and continues with the next instruction in sequence, since the Accumulator does equal the data read from P1. (If some other value was being input on P1, the program will loop at this point until the P1 data changes to 34H.)

CJNE A,direct,rel

Bytes: 3 **Cycles:** 2

Encoding:

1011 0101	
-----------	--

 $(C) \leftarrow 0$

direct address

rel. address

Operation:

$$\begin{array}{l} (PC) \longleftarrow (PC) \, + \, 3 \\ \text{IF (A) <> (direct)} \\ \text{THEN} \\ \qquad \qquad (PC) \longleftarrow (PC) \, + \, \textit{relative offset} \\ \text{IF (A) < (direct)} \\ \text{THEN} \\ \qquad \qquad (C) \longleftarrow 1 \\ \text{ELSE} \end{array}$$

CJNE A, # data, rei

Bytes: 3

2

Cycles:

Encoding:

1011 0100

immediate data

rel. address

Operation:

 $(PC) \leftarrow (PC) + 3$ IF (A) <> data

THEN

 $(PC) \leftarrow (PC) + relative offset$

IF(A) < data

THEN

 $(C) \leftarrow 1$

ELSE

 $(C) \leftarrow 0$

CJNE Rn, # data, rel

Bytes:

3 2

Cycles:

Encoding:

1011 1 rrr immediate data

rel. address

Operation:

 $(PC) \leftarrow (PC) + 3$ IF (Rn) <> data

THEN

 $(PC) \leftarrow (PC) + relative offset$

IF(Rn) < data

THEN

 $(C) \leftarrow 1$

ELSE $(C) \leftarrow 0$

CJNE @Ri,#data,rel

Bytes:

2 Cycles:

Encoding:

1011 0 1 1 i

immediate data

rei. address

Operation:

 $(PC) \leftarrow (PC) + 3$

IF ((Ri)) <> data

THEN

 $(PC) \leftarrow (PC) + relative offset$

IF ((Ri)) < data

THEN

 $(C) \leftarrow 1$

ELSE

 $(C) \leftarrow 0$

CLR A

Function:

Clear Accumulator

Description:

The Accumulator is cleared (all bits set on zero). No flags are affected.

Example:

The Accumulator contains 5CH (01011100B). The instruction,

CLR A

will leave the Accumulator set to 00H (0000000B).

Bytes:

1 1

Cycles:

Encoding:

1110 0100

Operation:

CLR $(A) \leftarrow 0$

CLR bit

Function:

Clear bit

Description:

The indicated bit is cleared (reset to zero). No other flags are affected. CLR can operate on the

carry flag or any directly addressable bit.

Example:

Port 1 has previously been written with 5DH (01011101B). The instruction,

CLR P1.2

will leave the port set to 59H (01011001B).

CLR C

Bytes:

Cycles:

Encoding:

1100 0011

Operation:

CLR $(C) \leftarrow 0$

2

1

1

CLR bit

Bytes:

Cycles:

Encoding:

1100 0010 bit address

Operation:

CLR (bit) ← 0

CPL A

Function: Complement Accumulator

Description: Each bit of the Accumulator is logically complemented (one's complement). Bits which previ-

ously contained a one are changed to a zero and vice-versa. No flags are affected.

Example: The Accumulator contains 5CH (01011100B). The instruction,

CPL A

will leave the Accumulator set to 0A3H (10100011B).

Bytes: 1

Cycles: 1

Encoding:

1111 0100

Operation:

CPL(A) $\leftarrow \neg (A)$

CPL bit

Function: Complement bit

Description: The bit variable specified is complemented. A bit which had been a one is changed to zero and

vice-versa. No other flags are affected. CLR can operate on the carry or any directly address-

able bit.

Note: When this instruction is used to modify an output pin, the value used as the original data

will be read from the output data latch, not the input pin.

Example: Port 1 has previously been written with 5BH (01011101B). The instruction sequence,

CPL P1.1

CPL P1.2

will leave the port set to 5BH (01011011B).

CPL C

Bytes: 1

Cycles: 1

Encoding: 1 0 1 1 0 0 1 1

Operation: CPL

(C) ← ¬(C)



MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

CPL bit

Bytes: 2

Cycles:

Encoding: 1 0 1 1

bit address

Operation: CPL

(bit) $\leftarrow \neg$ (bit)

DA A

Function:

Decimal-adjust Accumulator for Addition

0010

Description:

DA A adjusts the eight-bit value in the Accumulator resulting from the earlier addition of two variables (each in packed-BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to perform the addition.

If Accumulator bits 3-0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag is one, six is added to the Accumulator producing the proper BCD digit in the low-order nibble. This internal addition would set the carry flag if a carry-out of the low-order four-bit field propagated through all high-order bits, but it would not clear the carry flag otherwise.

If the carry flag is now set, or if the four high-order bits now exceed nine (1010xxxx-111xxxx), these high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this would set the carry flag if there was a carry-out of the high-order bits, but wouldn't clear the carry. The carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not affected.

All of this occurs during the one instruction cycle. Essentially, this instruction performs the decimal conversion by adding 00H, 06H, 60H, or 66H to the Accumulator, depending on initial Accumulator and PSW conditions.

Note: DA A cannot simply convert a hexadecimal number in the Accumulator to BCD notation, nor does DA A apply to decimal subtraction.



Example:

The Accumulator holds the value 56H (01010110B) representing the packed BCD digits of the decimal number 56. Register 3 contains the value 67H (01100111B) representing the packed BCD digits of the decimal number 67. The carry flag is set. The instruction sequence.

ADDC A,R3 DA A

will first perform a standard twos-complement binary addition, resulting in the value OBEH (10111110) in the Accumulator. The carry and auxiliary carry flags will be cleared.

The Decimal Adjust instruction will then alter the Accumulator to the value 24H (00100100B), indicating the packed BCD digits of the decimal number 24, the low-order two digits of the decimal sum of 56, 67, and the carry-in. The carry flag will be set by the Decimal Adjust instruction, indicating that a decimal overflow occurred. The true sum 56, 67, and 1 is 124.

BCD variables can be incremented or decremented by adding 01H or 99H. If the Accumulator initially holds 30H (representing the digits of 30 decimal), then the instruction sequence,

ADD A, #99H

DA A

will leave the carry set and 29H in the Accumulator, since 30 + 99 = 129. The low-order byte of the sum can be interpreted to mean 30 - 1 = 29.

Bytes: 1

Cycles: 1

Encoding:

1101 0100

Operation:

DA

-contents of Accumulator are BCD IF $[[(A_{3-0}) > 9] \lor [(AC) = 1]]$ THEN $(A_{3-0}) \leftarrow (A_{3-0}) + 6$

AND

IF $[[(A_{7-4}) > 9] \lor [(C) = 1]]$ THEN $(A_{7-4}) \leftarrow (A_{7-4}) + 6$

DEC byte

Function:

Decrement

Description:

The variable indicated is decremented by 1. An original value of 00H will underflow to 0FFH. No flags are affected. Four operand addressing modes are allowed: accumulator, register,

direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original

port data will be read from the output data latch, not the input pins.

Example:

Register 0 contains 7FH (01111111B). Internal RAM locations 7EH and 7FH contain 00H

and 40H, respectively. The instruction sequence,

DEC @R0

DEC RO

DEC @R0

will leave register 0 set to 7EH and internal RAM locations 7EH and 7FH set to 0FFH and

3FH.

DEC A

Bytes: 1

Cycles: 1

Encoding:

0001 0 1 0 0

Operation:

DEC

 $(A) \leftarrow (A) - 1$

DEC Rn

Bytes: 1

Cycles:

Encoding:

0001 1 rrr

Operation: DEC

 $(Rn) \leftarrow (Rn) - 1$

DEC direct

Bytes: 2 **Cycles:** 1

Encoding: 0

0001 0101

direct address

Operation: DEC

 $(direct) \leftarrow (direct) - 1$

DEC @Ri

Bytes: 1 **Cycles:** 1

Encoding:

0001 011i

Operation: DEC

 $((Ri)) \leftarrow ((Ri)) - 1$

DIV AB

Function: Divide

Description: DIV AB divides the unsigned eight-bit integer in the Accumulator by the unsigned eight-bit

integer in register B. The Accumulator receives the integer part of the quotient; register B

receives the integer remainder. The carry and OV flags will be cleared.

Exception: if B had originally contained 00H, the values returned in the Accumulator and B-register will be undefined and the overflow flag will be set. The carry flag is cleared in any

case.

Example: The Accumulator contains 251 (OFBH or 11111011B) and B contains 18 (12H or 00010010B).

The instruction,

DIV AB

will leave 13 in the Accumulator (0DH or 00001101B) and the value 17 (11H or 00010001B)

in B, since $251 = (13 \times 18) + 17$. Carry and OV will both be cleared.

Bytes: 1

Cycles: 4

Encoding:

1000 0100

Operation: DIV

 $^{(A)}_{(B)_{7.0}}$ \leftarrow $^{(A)/(B)}$



DJNZ <byte>,<rel-addr>

Function:

Decrement and Jump if Not Zero

Description:

DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if the resulting value is not zero. An original value of 00H will underflow to 0FFH. No flags are affected. The branch destination would be computed by adding the signed relative-displacement value in the last instruction byte to the PC, after incrementing the PC to the first byte of the following instruction.

The location decremented may be a register or directly addressed byte.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example:

Internal RAM locations 40H, 50H, and 60H contain the values 01H, 70H, and 15H, respectively. The instruction sequence.

DJNZ 40H,LABEL_1 DJNZ 50H,LABEL_2 DJNZ 60H,LABEL_3

will cause a jump to the instruction at label LABEL_2 with the values 00H, 6FH, and 15H in the three RAM locations. The first jump was *not* taken because the result was zero.

This instruction provides a simple way of executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction. The instruction sequence,

17 E.

MOV

R2.#8

TOGGLE:

CPL P1.7

DJNZ

R2.TOGGLE

will toggle P1.7 eight times, causing four output pulses to appear at bit 7 of output Port 1. Each pulse will last three machine cycles; two for DJNZ and one to alter the pin.

DJNZ Rn.rel

Bytes: 2

2

Cycles:

Encodina:

1101 1rrr

rel. address

Operation:

DJNZ $(PC) \leftarrow (PC) + 2$

 $(Rn) \leftarrow (Rn) - 1$ IF (Rn) > 0 or (Rn) < 0

THEN

 $(PC) \leftarrow (PC) + rel$

DJNZ direct.rel

Bytes: 3 Cycles: 2

Encoding:

1101 0101

direct address

rel. address

Operation: DJNZ

 $(PC) \leftarrow (PC) + 2$ $(direct) \leftarrow (direct) - 1$ IF (direct) > 0 or (direct) < 0THEN $(PC) \leftarrow (PC) + rel$

INC <byte>

Function: Increment

Description: INC increments the indicated variable by 1. An original value of 0FFH will overflow to 00H.

No flags are affected. Three addressing modes are allowed: register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original

port data will be read from the output data latch, not the input pins.

Example: Register 0 contains 7EH (011111110B). Internal RAM locations 7EH and 7FH contain 0FFH

and 40H, respectively. The instruction sequence,

INC @R0 INC R0 INC @R0

will leave register 0 set to 7FH and internal RAM locations 7EH and 7FH holding (respective-

ly) 00H and 41H.

INC A

Bytes: 1 Cycles: 1

Encoding: 0 0 0 0 0 1 0 0

Operation: INC

 $(A) \leftarrow (A) + 1$

INC Rn

Bytes: 1
Cycles: 1

Encoding: 0 0

0000 1 rrr

Operation: INC

 $(Rn) \leftarrow (Rn) + 1$

INC direct

Bytes: 2 **Cycles:** 1

Encoding:

0000 0101

direct address

Operation: INC

 $(direct) \leftarrow (direct) + 1$

INC @Ri

Bytes: 1 **Cycles:** 1

Encoding:

0000 011i

Operation: INC

 $((Ri)) \leftarrow ((Ri)) + 1$

INC DPTR

Function: Increment Data Pointer

Description: Increment the 16-bit data pointer by 1. A 16-bit increment (modulo 2¹⁶) is performed; an

overflow of the low-order byte of the data pointer (DPL) from 0FFH to 00H will increment

the high-order byte (DPH). No flags are affected.

This is the only 16-bit register which can be incremented.

Example: Registers DPH and DPL contain 12H and 0FEH, respectively. The instruction sequence,

INC DPTR
INC DPTR
INC DPTR

will change DPH and DPL to 13H and 01H.

Bytes: 1 Cycles: 2

Encoding: 1 0 1 0 0 0 1 1

Operation: INC

 $(DPTR) \leftarrow (DPTR) + 1$

JB bit.rei

Function:

Jump if Bit set

Description:

If the indicated bit is a one, jump to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are affected.

Example:

The data present at input port 1 is 11001010B. The Accumulator holds 56 (01010110B). The

instruction sequence,

JB P1.2.LABEL1

JB ACC.2,LABEL2

will cause program execution to branch to the instruction at label LABEL2.

Bytes: 3 2 Cycles:

Encoding:

0010 0000

bit address

rel. address

Operation: JB

 $(PC) \leftarrow (PC) + 3$ IF (bit) = 1THEN

 $(PC) \leftarrow (PC) + rel$

JBC bit.rel

Function:

Jump if Bit is set and Clear bit

Description:

If the indicated bit is one, branch to the address indicated; otherwise proceed with the next instruction. The bit will not be cleared if it is already a zero. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. No flags are affected.

Note: When this instruction is used to test an output pin, the value used as the original data

will be read from the output data latch, not the input pin.

Example:

The Accumulator holds 56H (01010110B). The instruction sequence,

JBC ACC.3,LABEL1 JBC ACC.2,LABEL2

will cause program execution to continue at the instruction identified by the label LABEL2, with the Accumulator modified to 52H (01010010B).

Bytes: 3 Cycles: 2

Encoding: 0 0 0 1 0 0 0 0

bit address

rel. address

Operation: JBC

$$(PC) \leftarrow (PC) + 3$$
IF $(bit) = 1$
THEN

(bit)
$$\leftarrow$$
 0
(PC) \leftarrow (PC) + rel

JC rel

Function: Jump if Carry is set

Description: If the carry flag is set, branch to the address indicated; otherwise proceed with the next

instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. No flags are affected.

Example: The carry flag is cleared. The instruction sequence,

JC LABEL1 CPL C JC LABEL 2

will set the carry and cause program execution to continue at the instruction identified by the

label LABEL2.

Bytes: 2 **Cycles:** 2

Encoding: 0 1 0 0 0 0 0

rel. address

Operation: JC

$$(PC) \leftarrow (PC) + 2$$

IF $(C) = 1$
THEN

 $(PC) \leftarrow (PC) + rel$

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

JMP @A+DPTR

Function: Jump indirect

Description: Add the eight-bit unsigned contents of the Accumulator with the sixteen-bit data pointer, and

load the resulting sum to the program counter. This will be the address for subsequent instruction fetches. Sixteen-bit addition is performed (modulo 2¹⁶): a carry-out from the low-order eight bits propagates through the higher-order bits. Neither the Accumulator nor the Data

Pointer is altered. No flags are affected.

Example: An even number from 0 to 6 is in the Accumulator. The following sequence of instructions will

branch to one of four AJMP instructions in a jump table starting at JMP_TBL:

MOV DPTR, #JMP_TBL

JMP @A+DPTR

JMP_TBL: AJMP LABEL0

AJMP LABEL1 AJMP LABEL2 AJMP LABEL3

If the Accumulator equals 04H when starting this sequence, execution will jump to label LABEL2. Remember that AJMP is a two-byte instruction, so the jump instructions start at every other address.

Bytes: 1 **Cycles:** 2

Encoding: 0111 0011

Operation: JMP $(PC) \leftarrow (A) + (DPTR)$

2-48

JNB bit,rel

Function: Jump if Bit Not set

Description: If the indicated bit is a zero, branch to the indicated address; otherwise proceed with the next

instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next

instruction. The bit tested is not modified. No flags are affected.

Example: The data present at input port 1 is 11001010B. The Accumulator holds 56H (01010110B). The

instruction sequence,

JNB P1.3,LABEL1 JNB ACC.3,LABEL2

will cause program execution to continue at the instruction at label LABEL2.

Bytes: 3 **Cycles:** 2

Encoding: 0 0 1 1 0 0 0 0

bit address rel. address

Operation: JNB

 $(PC) \leftarrow (PC) + 3$

IF (bit) = 0

THEN (PC) \leftarrow (PC) + rel.

JNC rel

Function: Jump if Carry not set

Description: If the carry flag is a zero, branch to the address indicated; otherwise proceed with the next

instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice to point to the next

instruction. The carry flag is not modified.

Example: The carry flag is set. The instruction sequence,

JNC LABEL1 CPL C

JNC LABEL2

will clear the carry and cause program execution to continue at the instruction identified by

the label LABEL2.

Bytes: 2 Cycles: 2

Encoding: 0 1 0 1 0 0 0 0 rel. address

Operation: JNC

 $(PC) \leftarrow (PC) + 2$

IF (C) = 0

THEN $(PC) \leftarrow (PC) + rel$

JNZ rel

Function: Jump if Accumulator Not Zero

Description: If any bit of the Accumulator is a one, branch to the indicated address; otherwise proceed with

the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The

Accumulator is not modified. No flags are affected.

Example: The Accumulator originally holds 00H. The instruction sequence,

JNZ LABEL1 INC A JNZ LABEL2

will set the Accumulator to 01H and continue at label LABEL2.

Bytes: 2 Cycles: 2

Encoding: 0 1 1 1 0 0 0 0 rel. address

Operation: JNZ

 $(PC) \leftarrow (PC) + 2$ IF $(A) \neq 0$

THEN $(PC) \leftarrow (PC) + rel$

JZ rel

Function: Jump if Accumulator Zero

Description: If all bits of the Accumulator are zero, branch to the address indicated; otherwise proceed with

the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The

Accumulator is not modified. No flags are affected.

Example: The Accumulator originally contains 01H. The instruction sequence,

JZ LABEL1 DEC A JZ LABEL2

will change the Accumulator to 00H and cause program execution to continue at the instruc-

tion identified by the label LABEL2.

Bytes: 2 **Cycles:** 2

Encoding: 0 1 1 0 0 0 0 0 rel. address

Operation: JZ

 $(PC) \leftarrow (PC) + 2$ IF (A) = 0THEN $(PC) \leftarrow (PC) + rel$



LCALL addr16

Function:

Long call

Description:

LCALL calls a subroutine located at the indicated address. The instruction adds three to the program counter to generate the address of the next instruction and then pushes the 16-bit result onto the stack (low byte first), incrementing the Stack Pointer by two. The high-order and low-order bytes of the PC are then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 64K-byte program memory address space. No flags are affected.

Example:

Initially the Stack Pointer equals 07H. The label "SUBRTN" is assigned to program memory

location 1234H. After executing the instruction,

LCALL SUBRTN

at location 0123H, the Stack Pointer will contain 09H, internal RAM locations 08H and 09H will contain 26H and 01H, and the PC will contain 1234H.

Bytes: 3
Cycles: 2

Encoding:

0001 0010

addr15-addr8

addr7-addr0

Operation:

LCALL $(PC) \leftarrow (PC) + 3$ $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{7-0})$ $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{15-8})$ $(PC) \leftarrow add_{15-0}$

LJMP addr16

Function:

Long Jump

Description:

LJMP causes an unconditional branch to the indicated address, by loading the high-order and low-order bytes of the PC (respectively) with the second and third instruction bytes. The destination may therefore be anywhere in the full 64K program memory address space. No loss are affected

flags are affected.

Example:

The label "JMPADR" is assigned to the instruction at program memory location 1234H. The

instruction,

LJMP JMPADR

at location 0123H will load the program counter with 1234H.

Bytes: 3 **Cycles:** 2

Encoding:

0000 0010

addr15-addr8

addr7-addr0

Operation:

LJMP

 $(PC) \leftarrow addr_{15-0}$

MOV <dest-byte>,<src-byte>

Function: Ma

Move byte variable

Description:

The byte variable indicated by the second operand is copied into the location specified by the first operand. The source byte is not affected. No other register or flag is affected.

This is by far the most flexible operation. Fifteen combinations of source and destination addressing modes are allowed.

Example:

Internal RAM location 30H holds 40H. The value of RAM location 40H is 10H. The data present at input port 1 is 11001010B (OCAH).

MOV R0,#30H ;R0 <= 30H MOV A,@R0 ;A <= 40H MOV R1,A ;R1 <= 40H MOV B,@R1 ;B <= 10H

MOV @R1,P1 ; RAM $(40H) \le 0$ CAH

MOV P2,P1 ;P2 #0CAH

leaves the value 30H in register 0, 40H in both the Accumulator and register 1, 10H in register B, and 0CAH (11001010B) both in RAM location 40H and output on port 2.

MOV A.Rn

Bytes: 1
Cycles: 1

Encoding: 1110 1 rrr

Operation: MOV

 $(A) \leftarrow (Rn)$

*MOV A, direct

Bytes: 2 Cycles: 1

Encoding: 1 1

1110 0101

direct address

Operation: MOV

 $(A) \leftarrow (direct)$

MOV A,ACC is not a valid instruction.

MOV A,@Ri

Bytes: 1. **Cycles:** 1

Encoding:

1110 0 1 1 i

MOV Operation:

 $(A) \leftarrow ((Ri))$

MOV A, # data

Bytes: 2 Cycles: 1

Encoding:

0111 0 1 0 0 immediate data

Operation: MOV

(A) ← #data

MOV Rn,A

Bytes: 1 Cycles:

Encoding:

1111 1 rrr

Operation:

 $(Rn) \leftarrow (A)$

MOV

MOV Rn, direct

Bytes: 2 **Cycles:** 2

Encoding:

1010 1 rrr

direct addr.

Operation: MOV

 $(Rn) \leftarrow (direct)$

MOV Rn, # data

Bytes: 2 Cycles:

Encoding:

0111 1 rrr immediate data

MOV Operation:

(Rn) ← #data

MOV direct.A

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

Bytes: 2 Cycles: 1 1111 **Encoding:** 0 1 0 1 direct address Operation: MOV $(direct) \leftarrow (A)$ MOV direct,Rn **Bytes:** 2 Cycles: **Encoding:** 1000 1 rrr direct address Operation: MOV $(direct) \leftarrow (Rn)$ MOV direct, direct **Bytes:** 3 Cycles: 2 **Encoding:** 1000 0 1 0 1 dir. addr. (src) dir. addr. (dest) Operation: MOV $(direct) \leftarrow (direct)$ MOV direct,@Ri Bytes: 2 Cycles: **Encoding:** 1000 0 1 1 i direct addr. Operation: MOV $(direct) \leftarrow ((Ri))$ MOV direct, # data Bytes: 3 Cycles: 2 **Encoding:** 0 1 1 1 direct address immediate data 0101 Operation: MOV (direct) ← #data

MOV @Ri.A

Bytes: 1 Cycles: 1

Encoding: 1 1 1

1111 011i

Operation: MOV

 $((Ri)) \leftarrow (A)$

MOV @Ri,direct

Bytes: 2 **Cycles:** 2

Encoding:

1010 011i

direct addr.

Operation: MOV

 $((Ri)) \leftarrow (direct)$

MOV @Ri,#data

Bytes: 2 Cycles: 1

Encoding:

0111 011i

immediate data

Operation: MOV

 $((RI)) \leftarrow \# data$

MOV <dest-bit>,<src-bit>

Function: Move bit data

Description: The Boolean variable indicated by the second operand is copied into the location specified by

the first operand. One of the operands must be the carry flag; the other may be any directly

addressable bit. No other register or flag is affected.

Example: The carry flag is originally set. The data present at input Port 3 is 11000101B. The data

previously written to output Port 1 is 35H (00110101B).

MOV P1.3,C MOV C,P3.3 MOV P1.2,C

will leave the carry cleared and change Port 1 to 39H (00111001B).

MOV C,bit

Bytes:

2

1

2

Cycles:

Encoding:

1010 0010 bit address

Operation: MOV

(C) ← (bit)

MOV bit,C

Bytes:

Cycles: 2

Encoding:

1001 0010

bit address

Operation:

MOV (bit) \leftarrow (C)

MOV DPTR,#data16

Function:

Load Data Pointer with a 16-bit constant

Description:

The Data Pointer is loaded with the 16-bit constant indicated. The 16-bit constant is loaded into the second and third bytes of the instruction. The second byte (DPH) is the high-order byte, while the third byte (DPL) holds the low-order byte. No flags are affected.

This is the only instruction which moves 16 bits of data at once.

Example:

The instruction,

MOV DPTR, #1234H

will load the value 1234H into the Data Pointer: DPH will hold 12H and DPL will hold 34H.

Bytes: 3

Cycles:

Encoding:

1001 0000 immed. data15-8

immed. data7-0

Operation:

MOV

2

 $(DPTR) \leftarrow \# data_{15-0}$

DPH □ DPL ← #data₁₅₋₈ □ #data₇₋₀

MOVC A,@A+<base-reg>

Function:

Move Code byte

Description:

The MOVC instructions load the Accumulator with a code byte, or constant from program memory. The address of the byte fetched is the sum of the original unsigned eight-bit Accumulator contents and the contents of a sixteen-bit base register, which may be either the Data Pointer or the PC. In the latter case, the PC is incremented to the address of the following instruction before being added with the Accumulator; otherwise the base register is not altered. Sixteen-bit addition is performed so a carry-out from the low-order eight bits may propagate through higher-order bits. No flags are affected.

Example:

A value between 0 and 3 is in the Accumulator. The following instructions will translate the value in the Accumulator to one of four values defined by the DB (define byte) directive.

REL_PC: INC A

MOVC A.@A+PC

RET

DB 66H

DB 77H

DB 88H

DB 99H

If the subroutine is called with the Accumulator equal to 01H, it will return with 77H in the Accumulator. The INC A before the MOVC instruction is needed to "get around" the RET instruction above the table. If several bytes of code separated the MOVC from the table, the corresponding number would be added to the Accumulator instead.

MOVC A,@A+DPTR

Bytes:

Cycles: 2

Encoding: 1 0 0 1

1

Operation: MOVC

 $(A) \leftarrow ((A) + (DPTR))$

0011

MOVC A,@A + PC

Bytes: 1
Cycles: 2

Encoding:

1000 0011

Operation: MOVC

 $(PC) \leftarrow (PC) + 1$ $(A) \leftarrow ((A) + (PC))$



MOVX <dest-byte>,<src-byte>

Function:

Move External

Description:

The MOVX instructions transfer data between the Accumulator and a byte of external data memory, hence the "X" appended to MOV. There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type, the contents of R0 or R1 in the current register bank provide an eight-bit address multiplexed with data on P0. Eight bits are sufficient for external I/O expansion decoding or for a relatively small RAM array. For somewhat larger arrays, any output port pins can be used to output higher-order address bits. These pins would be controlled by an output instruction preceding the MOVX.

In the second type of MOVX instruction, the Data Pointer generates a sixteen-bit address. P2 outputs the high-order eight address bits (the contents of DPH) while P0 multiplexes the low-order eight bits (DPL) with data. The P2 Special Function Register retains its previous contents while the P2 output buffers are emitting the contents of DPH. This form is faster and more efficient when accessing very large data arrays (up to 64K bytes), since no additional instructions are needed to set up the output ports.

It is possible in some situations to mix the two MOVX types. A large RAM array with its high-order address lines driven by P2 can be addressed via the Data Pointer, or with code to output high-order address bits to P2 followed by a MOVX instruction using R0 or R1.

Example:

An external 256 byte RAM using multiplexed address/data lines (e.g., an Intel 8155 RAM/I/O/Timer) is connected to the 8051 Port 0. Port 3 provides control lines for the external RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12H and 34H. Location 34H of the external RAM holds the value 56H. The instruction sequence,

MOVX A,@R1

MOVX @RO,A

copies the value 56H into both the Accumulator and external RAM location 12H.

intel.

MOVX A,@Ri

Bytes: 1

Cycles: 2

Encoding:

1110 0011

Operation:

MOVX $(A) \leftarrow ((Ri))$

MOVX A,@DPTR

Bytes: 1

2

Cycles:

Encoding:

1110 0000

Operation: MOVX

 $(A) \leftarrow ((DPTR))$

MOVX @Ri,A

Bytes: 1

Cycles: 2

Encoding:

1111 001i

Operation: MOVX

 $((Ri)) \leftarrow (A)$

MOVX @DPTR,A

Bytes: 1

Cycles: 2

Encoding:

1111 0000

Operation:

MOVX

 $(DPTR) \leftarrow (A)$

MUL AB

Function:

Multiply

Description:

MUL AB multiplies the unsigned eight-bit integers in the Accumulator and register B. The low-order byte of the sixteen-bit product is left in the Accumulator, and the high-order byte in B. If the product is greater than 255 (OFFH) the overflow flag is set; otherwise it is cleared.

The carry flag is always cleared.

Example:

Originally the Accumulator holds the value 80 (50H). Register B holds the value 160 (0A0H).

The instruction.

MUL AB

will give the product 12,800 (3200H), so B is changed to 32H (00110010B) and the Accumula-

tor is cleared. The overflow flag is set, carry is cleared.

Bytes:

1

Cycles:

4

Encoding:

1010 0100

Operation:

MUL

 $(A)_{7-0} \leftarrow (A) \times (B)$

(B)15-8

NOP

Function:

No Operation

Description:

Execution continues at the following instruction. Other than the PC, no registers or flags are

affected.

Example:

It is desired to produce a low-going output pulse on bit 7 of Port 2 lasting exactly 5 cycles. A simple SETB/CLR sequence would generate a one-cycle pulse, so four additional cycles must be inserted. This may be done (assuming no interrupts are enabled) with the instruction

sequence,

CLR P2.7

NOP

NOP

NOP

NOP

SETB P2.7

Bytes:

1

Cycles:

1

Encoding:

0000 0000

Operation:

NOP

 $(PC) \leftarrow (PC) + 1$

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

ORL <dest-byte> <src-byte>

Function:

Logical-OR for byte variables

Description:

ORL performs the bitwise logical-OR operation between the indicated variables, storing the results in the destination byte. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example:

If the Accumulator holds 0C3H (11000011B) and R0 holds 55H (01010101B) then the instruction.

ORL A.RO

will leave the Accumulator holding the value 0D7H (11010111B).

When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be either a constant data value in the instruction or a variable computed in the Accumulator at run-time. The instruction,

ORL P1,#00110010B

will set bits 5, 4, and 1 of output Port 1.

ORL A.Rn

Bytes: 1

Cycles: 1

Encoding:

0100 1 rrr

Operation: ORL

 $(A) \leftarrow (A) \lor (Rn)$

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

ORL A, direct

Bytes: 2 Cycles: 1

Encoding:

0100 0101

direct address

Operation: ORL

 $(A) \leftarrow (A) \lor (direct)$

ORL A,@Ri

Bytes: 1 Cycles: 1

Encoding:

0100 011i

Operation:

 $\begin{array}{l}
ORL \\
(A) \leftarrow (A) \lor ((Ri))
\end{array}$

ORL A,#data

Bytes: 2 **Cycles:** 1

Encoding:

0100 0100

immediate data

Operation:

ORL

 $(A) \leftarrow (A) \lor \#data$

ORL direct,A

Bytes: 2 **Cycles:** 1

Encoding:

0100 0010

direct address

Operation:

 $(direct) \leftarrow (direct) \lor (A)$

ORL direct, # data

Bytes: 3
Cycles: 2

Encoding:

0100 0011

direct addr.

immediate data

Operation: ORL

(direct) ← (direct) ∨ #data

ORL C, < src-bit>

Function: Logical-OR for bit variables

Description: Set the carry flag if the Boolean value is a logical 1; leave the carry in its current state

otherwise. A slash ("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is

not affected. No other flags are affected.

Example: Set the carry flag if and only if P1.0 = 1, ACC. 7 = 1, or OV = 0:

MOV C,P1.0 ;LOAD CARRY WITH INPUT PIN P10

ORL C,ACC.7 ;OR CARRY WITH THE ACC. BIT 7

ORL C,/OV ;OR CARRY WITH THE INVERSE OF OV.

ORL C,bit

Bytes: 2

Cycles: 2

Encoding: 0 1 1 1 0 0 1 0 bit address

Operation: ORL

 $(C) \leftarrow (C) \lor (bit)$

ORL C,/bit

Bytes: 2 **Cycles:** 2

Encoding: 1010 0000

bit address

Operation: ORL

 $(C) \leftarrow (C) \lor (\overline{bit})$

POP direct

Function:

Pop from stack.

Description:

The contents of the internal RAM location addressed by the Stack Pointer is read, and the Stack Pointer is decremented by one. The value read is then transferred to the directly ad-

dressed byte indicated. No flags are affected.

Example:

The Stack Pointer originally contains the value 32H, and internal RAM locations 30H through 32H contain the values 20H, 23H, and 01H, respectively. The instruction sequence,

POP DPH

POP DPL

will leave the Stack Pointer equal to the value 30H and the Data Pointer set to 0123H. At this point the instruction,

POP SP

will leave the Stack Pointer set to 20H. Note that in this special case the Stack Pointer was decremented to 2FH before being loaded with the value popped (20H).

Bytes: Cycles:

Encoding:

1101 0000

direct address

Operation: POP

 $(direct) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$

PUSH direct

Function:

Push onto stack

Description:

The Stack Pointer is incremented by one. The contents of the indicated variable is then copied into the internal RAM location addressed by the Stack Pointer. Otherwise no flags are affect-

ed.

Example:

On entering an interrupt routine the Stack Pointer contains 09H. The Data Pointer holds the

value 0123H. The instruction sequence,

PUSH DPL

PUSH DPH

will leave the Stack Pointer set to 0BH and store 23H and 01H in internal RAM locations 0AH and 0BH, respectively.

2 Bytes: 2 Cycles:

Encoding:

1100 0000

direct address

Operation:

PUSH

 $(SP) \leftarrow (SP) + 1$

 $((SP)) \leftarrow (direct)$

RET

Function: Return from subroutine

Description: RET pops the high- and low-order bytes of the PC successively from the stack, decrementing

the Stack Pointer by two. Program execution continues at the resulting address, generally the

instruction immediately following an ACALL or LCALL. No flags are affected.

Example: The Stack Pointer originally contains the value 0BH. Internal RAM locations 0AH and 0BH

contain the values 23H and 01H, respectively. The instruction,

RET

will leave the Stack Pointer equal to the value 09H. Program execution will continue at

location 0123H.

Bytes: 1 Cycles: 2

Encoding: 0 0 1 0 0 0 1 0

Operation: RET

 $(PC_{15-8}) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$ $(PC_{7-0}) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$

RETI

Function: Return from interrupt

Description: RETI pops the high- and low-order bytes of the PC successively from the stack, and restores

the interrupt logic to accept additional interrupts at the same priority level as the one just processed. The Stack Pointer is left decremented by two. No other registers are affected; the PSW is not automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower- or same-level interrupt had been pending when the RETI instruction is executed, that one instruction will be executed before the pending

interrupt is processed.

Example: The Stack Pointer originally contains the value 0BH. An interrupt was detected during the

instruction ending at location 0122H. Internal RAM locations 0AH and 0BH contain the

values 23H and 01H, respectively. The instruction,

RETI

will leave the Stack Pointer equal to 09H and return program execution to location 0123H.

Bytes: 1 Cycles: 2

Encoding: 0 0 1 1 0 0 1 0

Operation: RETI

 $(PC_{15-8}) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$ $(PC_{7-0}) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$

RL A

Function: Rotate Accumulator Left

Description: The eight bits in the Accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0

position. No flags are affected.

Example: The Accumulator holds the value OC5H (11000101B). The instruction,

RL A

leaves the Accumulator holding the value 8BH (10001011B) with the carry unaffected.

Bytes: 1 **Cycles:** 1

Encoding: 0 0 1 0 0 0 1 1

Operation: RI

 $(A_n + 1) \leftarrow (A_n) \quad n = 0 - 6$

 $(A\ddot{0}) \leftarrow (A7)$

RLC A

Function: Rotate Accumulator Left through the Carry flag

Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the left. Bit

7 moves into the carry flag; the original state of the carry flag moves into the bit 0 position. No

other flags are affected.

Example: The Accumulator holds the value OC5H (11000101B), and the carry is zero. The instruction,

RLC A

leaves the Accumulator holding the value 8BH (10001010B) with the carry set.

Bytes: 1 **Cycles:** 1

Encoding: 0 0 1 1 0 0 1 1

Operation: RLC

 $(An + 1) \leftarrow (An)$ n = 0 - 6 $(A0) \leftarrow (C)$

 $(A0) \leftarrow (C)$ $(C) \leftarrow (A7)$

RR A

Function: Rotate Accumulator Right

Description: The eight bits in the Accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7

position. No flags are affected.

Example: The Accumulator holds the value OC5H (11000101B). The instruction,

RR A

leaves the Accumulator holding the value 0E2H (11100010B) with the carry unaffected.

Bytes: 1 **Cycles:** 1

Encoding: 0 0 0 0 0 0 1 1

Operation: RR

 $(An) \leftarrow (A_n + 1)$ n = 0 - 6

 $(A7) \leftarrow (A0)$

RRC A

Function: Rotate Accumulator Right through Carry flag

Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the right.

Bit 0 moves into the carry flag; the original value of the carry flag moves into the bit 7

position. No other flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B), the carry is zero. The instruction,

RRC A

leaves the Accumulator holding the value 62 (01100010B) with the carry set.

Bytes: 1
Cycles: 1

Encoding: 0 0 0 1 0 0 1 1

Operation: RRC

 $(An) \leftarrow (An + 1)$ n = 0 - 6 $(A7) \leftarrow (C)$

 $(A) \leftarrow (C)$

SETB <bit>

Function: Set Bit

Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directly

addressable bit. No other flags are affected.

Example: The carry flag is cleared. Output Port 1 has been written with the value 34H (00110100B). The

instructions,

SETB C

SETB P1.0

will leave the carry flag set to 1 and change the data output on Port 1 to 35H (00110101B).

SETB C

Bytes: 1

Cycles: 1

Encoding: | 1 1 0 1 | 0 0 1 1

Operation: SETB

 $(C) \leftarrow 1$

SETB bit

Bytes: 2 **Cycles:** 1

Encoding: | 1 1 0 1 | 0 0 1 0

bit address

Operation: SETB

(bit) \leftarrow 1

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

SJMP rei

Function: Short Jump

Description: Program control branches unconditionally to the address indicated. The branch destination is

computed by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice. Therefore, the range of destinations allowed is from 128 bytes

preceding this instruction to 127 bytes following it.

Example: The label "RELADR" is assigned to an instruction at program memory location 0123H. The

instruction.

SJMP RELADR

will assemble into location 0100H. After the instruction is executed, the PC will contain the

value 0123H.

(Note: Under the above conditions the instruction following SJMP will be at 102H. Therefore, the displacement byte of the instruction will be the relative offset (0123H-0102H) = 21H. Put another way, an SJMP with a displacement of 0FEH would be a one-instruction infinite loop.)

Bytes: 2 **Cycles:** 2

Encoding: 1 0 0 0 0 0 0 0

rel. address

Operation: SJMP

 $(PC) \leftarrow (PC) + 2$ $(PC) \leftarrow (PC) + rel$

SUBB A, < src-byte >

Function:

Subtract with borrow

Description:

SUBB subtracts the indicated variable and the carry flag together from the Accumulator, leaving the result in the Accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7, and clears C otherwise. (If C was set before executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a multiple precision subtraction, so the carry is subtracted from the Accumulator along with the source operand.) AC is set if a borrow is needed for bit 3, and cleared otherwise. OV is set if a borrow is needed into bit 6, but not into bit 7, or into bit 7, but not bit 6.

When subtracting signed integers OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number.

The source operand allows four addressing modes: register, direct, register-indirect, or immediate.

Example:

The Accumulator holds 0C9H (11001001B), register 2 holds 54H (01010100B), and the carry flag is set. The instruction,

SUBB A.R2

will leave the value 74H (01110100B) in the accumulator, with the carry flag and AC cleared but OV set.

Notice that 0C9H minus 54H is 75H. The difference between this and the above result is due to the carry (borrow) flag being set before the operation. If the state of the carry is not known before starting a single or multiple-precision subtraction, it should be explicitly cleared by a CLR C instruction.

SUBB A.Rn

Bytes: 1
Cycles: 1

Encoding: 1001 1 rrr

Operation: SUBB

 $(A) \leftarrow (A) - (C) - (Rn)$

SUBB A, direct

Bytes: 2 1

Cycles:

Encoding: 1001 0101

direct address

Operation: SUBB

 $(A) \leftarrow (A) - (C) - (direct)$

SUBB A,@Ri

1 Bytes: Cycles: 1

Encoding:

1001 0 1 1 i

Operation:

SUBB $(A) \leftarrow (A) - (C) - ((Ri))$

SUBB A,#data

Bytes: 2 **Cycles:** 1

Encoding:

1001 0100

SUBB

immediate data

Operation:

 $(A) \leftarrow (A) - (C) - \#data$

SWAP Α

Function: Swap nibbles within the Accumulator

Description: SWAP A interchanges the low- and high-order nibbles (four-bit fields) of the Accumulator

(bits 3-0 and bits 7-4). The operation can also be thought of as a four-bit rotate instruction. No

flags are affected.

Example: The Accumulator holds the value OC5H (11000101B). The instruction,

SWAP A

leaves the Accumulator holding the value 5CH (01011100B).

1 Bytes: 1 Cycles:

1100 0 1 0 0 **Encoding:**

Operation: **SWAP**

 $(A_{3-0}) \stackrel{\rightarrow}{\leftarrow} (A_{7-4})$

XCH A, < byte>

Function: Exchange Accumulator with byte variable

Description: XCH loads the Accumulator with the contents of the indicated variable, at the same time

writing the original Accumulator contents to the indicated variable. The source/destination

operand can use register, direct, or register-indirect addressing.

Example: R0 contains the address 20H. The Accumulator holds the value 3FH (00111111B). Internal

RAM location 20H holds the value 75H (01110101B). The instruction,

XCH A,@R0

will leave RAM location 20H holding the values 3FH (00111111B) and 75H (01110101B) in

the accumulator.

XCH A,Rn

Bytes: 1 Cycles: 1

Encoding: 1 1 0 0 1 r r r

Operation: XCH

XCH A,direct

Bytes: 2 **Cycles:** 1

Encoding: 1 1 0 0 0 1 0 1 direct address

Operation: XCH

(A) → (direct)

XCH A,@Ri

Bytes: 1 Cycles: 1

Encoding: 1 1 0 0 0 1 1 i

Operation: XCH

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

XCHD A.@Ri

Function:

Exchange Digit

Description:

XCHD exchanges the low-order nibble of the Accumulator (bits 3-0), generally representing a hexadecimal or BCD digit, with that of the internal RAM location indirectly addressed by the specified register. The high-order nibbles (bits 7-4) of each register are not affected. No flags

are affected.

Example:

R0 contains the address 20H. The Accumulator holds the value 36H (00110110B). Internal

RAM location 20H holds the value 75H (01110101B). The instruction,

XCHD A,@R0

will leave RAM location 20H holding the value 76H (01110110B) and 35H (00110101B) in the

Accumulator.

Bytes:

Cycles:

Encoding:

1101 0 1 1 i

Operation:

XCHD

 $(A_{3-0}) \stackrel{\rightarrow}{=} ((Ri_{3-0}))$

<dest-byte>,<src-byte> XRL

Function:

Logical Exclusive-OR for byte variables

Description:

XRL performs the bitwise logical Exclusive-OR operation between the indicated variables, storing the results in the destination. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

(Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.)

Example:

If the Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) then

the instruction,

XRL A.RO

will leave the Accumulator holding the value 69H (01101001B).

When the destination is a directly addressed byte, this instruction can complement combinations of bits in any RAM location or hardware register. The pattern of bits to be complemented is then determined by a mask byte, either a constant contained in the instruction or a variable computed in the Accumulator at run-time. The instruction,

XRL P1,#00110001B

will complement bits 5, 4, and 0 of output Port 1.

XRL A,Rn

Bytes: 1
Cycles: 1

Encoding: 0 1 1 0 1 r r r

Operation: XRL

 $(A) \leftarrow (A) \lor (Rn)$

XRL A,direct

Bytes: 2 **Cycles:** 1

Encoding: 0 1 1 0 0 1 0 1 direct address

Operation: XRL

 $(A) \leftarrow (A) \lor (direct)$

XRL A,@Ri

Bytes: 1
Cycles: 1

Encoding: 0 1 1 0 0 1 1 i

Operation: XRL

 $(A) \leftarrow (A) \lor ((Ri))$

XRL A,#data

Bytes: 2 Cycles: 1

Encoding: 0 1 1 0 0 1 0 0 immediate data

Operation: XRL

 $(A) \leftarrow (A) \ \forall \ \#data$

XRL direct,A

Bytes: 2 **Cycles:** 1

Encoding: 0 1 1 0 0 0 1 0 direct address

Operation: XRL

 $(direct) \leftarrow (direct) \lor (A)$

XRL direct,#data

Bytes: 3 **Cycles:** 2

Encoding:

0110 0011

direct address

immediate data

Operation: XRL

(direct) ← (direct) ¥ #data

