

Part I) 2) resetn signal is synchronous because in the always block, it only looks for changes in clock and not resetn

It is active low since it resets when resetn == 1'b0. In order to reset the FSM, we need to set resetn to 0 and wait for the next positive edge (0 → 1) of the clock.

3) state table

		$S_2$	$S_1$	$S_0$	w	Next State			
output is 0	A	0	0	0	0	000	A	0	A
		0	0	0	1	001	A	1	B
	B	0	0	1	0	000	B	0	A
		0	0	1	1	010	B	1	C
	C	0	1	0	0	100	C	0	E
		0	1	0	1	011	C	1	D
	D	0	1	1	0	100	D	0	E
		0	1	1	1	101	D	1	F
output is 1	E	1	0	0	0	000	E	0	A
		1	0	0	1	110	E	1	G
	F	1	0	1	0	100	F	0	G
		1	0	1	1	101	F	1	F
	G	1	1	0	0	000	G	0	A
		1	1	0	1	010	G	1	C

		Msgs
+/sequence_detector/SW	zzzzzzzz11	zzzzzzzz10 zzzzz... zzzzz... zzzzzzzzz11
+/sequence_detector/KEY	zzz0	
+/sequence_detector/LEDR	0zzzzzz101	0zzzzzz000 0zzz... 0zzz... 0zzz... 1zzz... 0zzz... 0zzz... 0zzzzzz101
/sequence_detector/w	St1	
/sequence_detector/clock	St1	
/sequence_detector/resetn	St1	
/sequence_detector/z	St0	
-/sequence_detector/y_Q	101	000 001 010 100 110 010 011 101
[2]	1	
[1]	0	
[0]	1	
+/sequence_detector/Y_D	101	001 010 100 110 010 011 101

Now

Cursor 1

55 ns

22 ns

ns

4 ns

8 ns


12 ns

16 ns

20 ns

22 ns

# Part II) 2)

Initial	Input State	Values stored in	 <p>go=1 between each step so the States progress in Verilog Code</p>
	data_in = 0    reset = 0 go = 1 <del>data_in = 0</del> <del>reset = 0</del> <del>go = 1</del>	$C = X = A = B = 0$  $R = 0$	
showing changes	data_in = A    reset = 1 <del>data_in = 0</del> go = 0 <del>reset = 1</del> <del>go = 0</del>	$C = X = B = 0$ $RA = A$ $R = 0$	
	data_in = B    reset = 1 <del>data_in = A</del> go = 0 <del>reset = 1</del> <del>go = 0</del>	$C = X = 0$ $RB = B$ $RA = A$ $R = 0$	
	data_in = C    reset = 1 <del>data_in = B</del> go = 0 <del>reset = 1</del> <del>go = 0</del>	$C = C$ $X = 0$ $RB = B$ $RA = A$ $R = 0$	
	data_in = X    reset = 1 go = 0 <del>reset = 1</del> <del>go = 0</del>	$C = C$ $X = X$ $RB = B$ $RA = A$ $R = 0$	
	data_in = 0    reset = 1 go = 0 (Cycle 0) → alu-select-a → x alu-select-b → RB alu-op → mult. ld-alu-out = 1, ld-b = 1	$C = C$ $X = X$ $RA = A$ $RB = B \cdot X$  $R = 0$	
	data_in = 0    go = 0    reset = 1 (Cycle 1) → alu-select-a → RA alu-select-b → RB alu-op → add ld-alu-out = 1 ld-b = 1	$C = C$ $X = X$ $RA = A$ $RB = B \cdot X + A$  $R = 0$	



# cont Input State

# Values Stored

data-in=0 go=0 reset=1

(Cycle 2) → alu-select-a → C  
 alu-select-b → x  
 alu-op → mult  
 ld-alu-out = 1  
 ld-a = 1

C=C X=x

RA=C·x RB=Bx+A

R=0

data-in=0 go=0 reset=1

(Cycle 3) → alu-select-a → RA  
 alu-select-b → x  
 alu-op → mult  
 ld-alu-out = 1  
 ld-a = 1

C=C X=x

RA=C·x<sup>2</sup> RB=Bx+A

R=0

data-in=0 go=0 reset=1

(Cycle 4) → alu-select-a = RA  
 alu-select-b = RB  
 alu-op → add  
 ld-r = 1


C=c X=x

$R = Cx^2 + Bx + A$

RA=Cx<sup>2</sup> RB=Bx+A

# after, state returns to  
 load-A so, turn go to 1  
 or data-in = A for  
 the same value/new  
 values

3)



if reset=0,  
 all arrows go to  
 S-LOAD-A

if reset=1, ~~then follow go values~~  
 then follow go values




Transcript

```



Start Time: 16:17:53 On Sat 01/20/20
# Loading work.fpga_top
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
VSIM 14>

```





# data in Part II



3) It is just an FSM

