




Part I) 2) reset n signal is synchronous because in the always block, it only looks for changes in clock and not reset n It is active law since it resets when reseth == 1'bo. In order to reset the FSM, we need to set reset n to 0 and wait for the next positive edge (0 >1) of the clock. 3) State table carr state 5. Next State w Hext State W 000 001 000 010 100 011 100 0 101 000 # G 100 101 000 010











Г	Name								current_s					
		_	_	_	state.S_ CYCLE_1		_	state.S_ LOAD_X	OAD_C_	_	tate.S_L OAD_B_	_	tate.S_L OAD_A_	
L		4	3			0	WAIT		WAIT		WAIT		WAIT	
1	current_s tate.S_LO AD_A	0	0	0	0	0	0	0	0	0	0	0	0	0
2	current_s tate.S_LO AD_A_W AIT	0	0	0	0	0	0	0	0	0	0	0	1	1
3	current_s tate.S_LO AD_B	0	0	0	0	O	0	0	0	0	0	1	0	1
4	current_s tate.S_LO AD_B_W AIT	0	0	0	0	0	0	0	0	0	1	0	0	1
5	current_s tate.S_LO AD_C	0	0	0	0	D	0	0	0	1	0	O	0	1
6	current_s tate.S_LO AD_C_W AIT	0	0	0	0	0	0	0	1	0	0	0	0	1
7	current_s tate.S_LO AD_X	0	0	0	0	0	0	1	0	0	0	0	0	1
8	current_s tate.S_LO AD_X_W AIT	0	0	0	0	0	1	0	0	0	0	0	0	1
9	current_s	0	0	0	0	1	0	0	0	0	0	0	0	1

i

Name	state.S_ CYCLE_	state.S_ CYCLE_	state.S_	_	state.S_ CYCLE_	tate.S_L OAD_X_	state.S_	current_s tate.S_L OAD_C_	_	tate.S_L OAD_B_	state.S_	tate.S_L OAD_A_	state.S_
	4	3			0	WAIT		WAIT		WAIT		WAIT	
tate.S_CY CLE_0													
10 current_s tate.S_CY CLE_1	0	0	0	1	0	0	0	0	0	0	0	0	1
11 current_s tate.S_CY CLE_2	0	0	1	0	0	0	0	0	0	0	0	0	1
12 current_s tate.S_CY CLE_3	0	1	0	0	0	0	0	0	0	0	0	0	1
13 current_s tate.S_CY CLE_4	1	0	0	0	0	0	0	0	0	0	0	0	1

