MEMORY PRACTICE 2

Universidad Carlos III

Computer Structure 2021/2022

Contenido

Universidad Carlos III.						
	Exercise 1					
1.	Exercise 1	•••				
2.	Exercise 2.	6				
3.	Conclusions and problems found.					

1. Exercise 1

Name of the	Elementary transfer	Control signals	Design decisions
statement	operations		
mov RRE1, U32	C0: MAR←PC	C0: T2, C0.	As there are two
	C1: PC←PC+4	C1: Ta, R, BW=11,	words, we must go
	MBR←MM[MAR]	M1, C1.	to the next word in
	C2:BR[R1]←MBR	C2: M2, C2, T1,	the next clock cycle
	C3: Jump to fetch	SELC=10000,	after putting the
		MR=0, LC=1.	address in MAR to
		C3: $A0=1$, $B=1$,	optimize the n° of
		C=0.	clock cycle.
str RRE1, (RRE2)	C0: MAR ← (RE2)	C0: SELA=1011,	The value in register
	C1: MBR←RE1	MR=0, T9, C0.	1 is stored in the
	C2: MM[MAR]←MBR	C1: MR=0,	memory address in
	C3: Jump to fetch	SELA=10101, T9,	the register 2. This
	•	C1.	implementation
		C2: Ta, Td, BW=11,	minimizes the
		W.	number of clock
		C3: A0=1, B=1,	cycles.
		C=0.	oj eres.
ldr RRE1, (RRE2)	C0: MAR←R2	C0: SelA=1011,	The value stored in
rui ruizi, (ruizz)	C1: MBR←MM[MAR]	MR=0, T9, C0.	the memory address
	C2: R1←MBR	C1: Ta, R, BW=11,	given by R2 is stored
	C3: Jump to fetch	M1, C1.	in R1. This
	es. sump to reten	C2: T1, LC,	implementation
		SelC=10101.	minimizes the
		C3: A0,B,C=0	number of clock
		C3. 710,D,C=0	cycles.
adds RRE1, RRE2,	C0: R1←R2+R3, SR	C0: MR=0,	We store the sum of
RRE3	C1: Jump to fetch	SELA=10000,	R2 and R3 in R1.
KKES	C1. Jump to leten	*	
		SELB=1011, MC,	This implementation minimizes the
		SelCop=1010, T6, SelC=10101, LC=1,	number of clock
		· · · · · · · · · · · · · · · · · · ·	
		SelP=11, M7, C7.	cycles. We also must
		C1: A0, B, C=0.	update the status
			register.
adds RRE1, RRE2,	C0: RT2←IR[S16]	C0: OFFSET=0,	We store the sum of
S16	C1: R1←R2+RT2, SR	Size=10000, SE, T3,	R2 and R3 in R1.
	C2: Jump to fetch	C5.	This implementation
		C1: MR=0,	minimizes the
		SELA=10000,	number of clock
		MB=01, MC,	cycles. We also must
		SelCop=1010, T6,	update the status
		SelC=10101, LC=1,	register.
		SelP=11, M7, C7.	
		C2: A0, B, C=0.	
mvns RRE1, RRE2	C0:	C0: SelA=1011,	We have to store in
	$BR[RE1] \leftarrow NOTbitwise$	MR=0, MA=0,	R1 the complement
	BR[RE2]	SelCop=0011, MC,	of the value stored in
	C1: Jump to fetch	T6, LC,	R2, for this we use
	_	SelC=10101,	now operation in the
		SelP=11, M7, C7.	ALU. This
		C1: A0, B, C=0.	implementation
		-, ,	1

		I	-
			minimizes the
			number of clock
			cycles. We also must
			update the status
DDE4 DDE4	Go DD(DDD()	G0 G 11 10101	register
cmp RRE1, RRE2	C0: BR[RRE1]←	C0: SelA=10101,	We compare the
	BR[RRE2]	MR=0,	values of two
	C1: Jump to fetch	SelB=01011,	registers to see in the
		SelCop=1011, MC,	status register if they
		SelP=11, M7, C7.	were equal or one
		C1: A0, B, C=0.	bigger than the other one. This
			implementation minimizes the
			number of clock
			cycles. We also must
			update the status
			-
bog \$16	C0: IF (bit Z of	C0: C=110, B=1,	register. We have to search in
beq S16	APRSR==0,go to fetch)	A0=0,	the control memory
	Else:	MADDR=gotofetch.	if Z was equal to 0,
	C1: RT1←IR[S16]	C1: OFFSET=0,	if so, we had to go to
	C2: RT2←PC	Size=10000, SE,	the microinstruction
	C3: PC←RT1+RT2	C4, T3.	selected. This
	C4: Jump to fetch	C2: T2, C5.	implementation
	1	C3: SelCop=1010,	minimizes the
		MC, MA=1,	number of clock
		MB=01, T6, C2.	cycles.
		C4: A0, B, C=0,	
		gotofetch:	
		(A0=1,B=1,C=0).	
bl U16	C0: $\#BR[LR] \leftarrow PC$	C0: T2, LC,	This instruction was
	C1: PC ← U16	SelC=1110, MR=1.	like 'jal' instruction
	C2: Jump to fetch	C1: OFFSET=0,	in MIPS. This
		Size=10000, T3, C2.	implementation minimizes the
		C2: A0, B, C=0.	number of clock
			cycles.
bx RRE	C0: PC ← BR[RE]	C0: SelA=10101,	This instruction was
OX KKL	C1: Jump to fetch	MR=0, T9, C2.	like 'jr \$ra'
	Cive damp to recen	C1: A0, B, C=0.	instruction in MIPS.
		, ,	This implementation
			minimizes the
			number of clock
			cycles.
halt	C0: PC ← 0x00	C0: MR=1,	In this instruction we
	C1: SR ← 0x00	SELA=00000, T9,	select the empty
	C2: Jump to fetch	M2=0, C2.	parts of the
		C1: MR=1,	instruction to put
		SELB=00000, T10,	them in PC and SR.
		M7=0, C7.	This implementation
		C2: A0, B, C=0.	minimizes the
			number of clock
			cycles.

U32 refers to a 32-bit unsigned integer. U16 to a 16-bit unsigned integer and S16 to a 16-bit signed integer. The value "S16" indicate that sign extension must be made while in "U16" no sign extension is made (filled with leading zeros).

BR will be used to refer to the Register File, and BR[reg1] to indicate the contents of the reg1 register. The integers stored in register are two complements 32 bits integers. MM[reg] refers to the contents of the memory position whose address is stored in the reg register.

2. Exercise 2.

```
sumav:#push $R1 and $R2
sumav: # push $a0 and $a1
                                                       adds $SP $SP -4
          addi $sp $sp -8
                                                       str $R1 ($SP)
          sw $a0 4($sp)
                                                       adds $SP $SP -4
          sw $a1 0($sp)
                                                       str $R2 ($SP)
        # $v0 = sum of the vector elements
                                                       #push $R7
          li $v0 0
                                                       adds $SP $SP -4
     b1: beq $a0 $0 f1
                                                       str $R7 ($SP)
          lw $t0 ($a1)
                                                       #$R5 = sum of the vect
          add $v0 $v0 $t0
                                                       mov $R5 0
          addi $a1 $a1 4
          addi $a0 $a0 -1
                                                   b1: cmp $R0 $R1
          b b1
                                                       beq f1
        # pop $a1 and $a0
                                                       1dr $R7 ($R2)
    f1: lw $a1 0($sp)
                                                       adds $R5 $R5 $R7
          lw $a0 4($sp)
          addi $sp $sp 8
                                                       adds $R2 $R2 4
        # return
                                                       adds $R1 $R1 -1
          jr $ra
                                                       cmp $R9 $R9 #as we don
                                                       beg b1
main: # call sumav function
         li $a0 10
                                                   f1: #pop SR7
         la $a1 vector
                                                       1dr $R2 ($SP)
         jal sumav
                                                       adds $SP $SP 4
       # halt execution
                                                       #pop $R2 and $R1
         li $v0 10
                                                       1dr $R2 ($SP)
         syscall
                                                       adds $SP $SP 4
                                                       1dr $R1 ($SP)
                                                       adds $SP $SP 4
                                                       #return
                                                       bx $LR
                                                 main: # call sumav function
                                                       mov $R1 10
                                                       mov $R2 vector
                                                       bl sumav
                                                       # halt execution
                                                       halt
```

The main differences found between the two programs are:

- We couldn't use the stack pointer when we wanted, in the instructions where we wanted to put more than two things in the stack, we had to subtract 4, get the value in the stack and repeat with the rest of things we wanted to add in the stack. In MIPS we could do 'addi \$sp \$sp 8 /n sw \$t1 4(\$sp) /n sw \$t2 (\$sp)'.
- Ending the program didn't mean to store anything in v0, because we just had to call the instruction halt.
- We had to use cmp instruction to control the flow of the loops, while in MIPS we could do it with a branch instruction.
- We had to use 'bx \$LR' instruction instead of b instruction to return to main instead of using 'jr \$ra'.

The advantages founded are:

- We had less instructions to use, so we had to understand less instructions, making it easier to find the correct way to do it.
- Instead of syscall we had to use halt to finish the program, which I think is easier, because you don't have to memorize how you have to print or all the other 10 options you are available to do with syscall.

The disadvantages founded are:

- As there are less instructions to do the same thing as in MIPS, the way to do it in MIPS was simpler.
- When we return from the function, nothing is stored in \$v0, so we had to store it in \$R5.
- You can't print something in the screen.
- You must use more lines to do the same things.

3. Conclusions and problems found.

I had a lot of problems understanding some of the requested instructions, I was alone all the time except the times I asked the teachers, which helped me a lot understanding those requested instructions.

I have found something in this subject in which I was totally focused because I really enjoyed doing this practice.

I had also problems in exercise 2 because some of the MIPS instructions such as 'beq \$R \$R, end', or 'b loop', where I had to spend some time thinking how I was going to do it.

I struggled a bit while doing it because I had to do it all on my own and I had to find a lot of time to finish this project.

I think I liked to do the project on my own because it helped me to understand more the processor making it my favorite part of the subject, in addition a little bit of help from a partner would have helped me to do it in less time.

I spent something around 24 hours to do this practice. At least I spent 18 hours trying to do ex1, where I had some troubles with some microinstructions such as 'beq S16', and at least 3 hours doing exercise 2, which was a little bit less demanding. The rest of the time was spent doing the memory.