

Directed Test Generation for Validation of Cache Coherence Protocol

Abhinaba Chakraborty

¹ ISI, Kolkata, cs2109@isical.ac.in

August 24, 2022



Table of Contents

- 1 Introduction
- 2 ON THE FLY Test Generation
- 3 Algorithm
- 4 Analysis

Introduction

Analysis

- 4/16

ON THE FLY Test Generation


Main Author

ON THE FLY Test Generation

Analysis

Analysis

SI Protocol Continued...



SHORT
TITLE

Main Author

Introduction

ON THE FLY
Test
Generation

Algorithm

Analysis

Algorithm

Main Author

ON THE FLY Test Generation

Analysis

Analysis

Main Author


ON THE FLY Test Generation

Analysis

Analysis

- 12/16

Time and Space Complexity Continued...



Main Author

ON THE FLY Test Generation

Analysis

Analysis

- 14/16

Analysis

- 15/16

References I



Y. Lyu, X. Qin, M. Chen, and P. Mishra, "Directed test generation for validation of cache coherence protocols," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 38, no. 1, pp. 163–176, 2019.

SHORT
TITLE

Main Author

Introduction

ON THE FLY

Algorithm

Analysis